Research Article

Ultra-Low Leakage Arithmetic Circuits Using Symmetric and Asymmetric FinFETs

Figure 7

(a) Symmetric pass transistor logic full adder, (b) asymmetric pass transistor logic full adder.
454392.fig.007a
(a)
454392.fig.007b
(b)