Table of Contents Author Guidelines Submit a Manuscript
Journal of Electrical and Computer Engineering
Volume 2013, Article ID 568780, 16 pages
http://dx.doi.org/10.1155/2013/568780
Research Article

Message Broadcasting via a New Fault Tolerant Irregular Advance Omega Network in Faulty and Nonfaulty Network Environments

Department of Computer Science & Engineering and Information & Communication Technology, Jaypee University of Information Technology, Waknaghat, Solan 173234, India

Received 22 January 2013; Revised 11 March 2013; Accepted 28 March 2013

Academic Editor: Bin-Da Liu

Copyright © 2013 Ved Prakash Bhardwaj and Nitin. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. K. Hwang, Advanced Computer Architecture: Parallelism, Scalability, Programmability, Tata McGraw-Hill, Noida, India, 2000.
  2. J. Duato, S. Yalamanchili, and L. M. Ni, Interconnection Networks: An Engineering Approach, Morgan Kaufmann, 2003.
  3. W. Dally and B. Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann, San Francisco, Calif, USA, 2004.
  4. C. C. Fan and J. Bruck, “Tolerating multiple faults in Multistage Interconnection Networks with minimal extra stages,” IEEE Transactions on Computers, vol. 49, no. 9, pp. 998–1004, 2000. View at Publisher · View at Google Scholar · View at Scopus
  5. J. Garofalakis and E. Stergiou, “An approximate analytical performance model for multistage interconnection networks with backpressure blocking mechanism,” Journal of Communications, vol. 5, no. 3, pp. 247–261, 2010. View at Publisher · View at Google Scholar · View at Scopus
  6. D. C. Vasiliadis, G. E. Rizos, S. V. Margariti, and L. E. Tsiantis, “Comparative Study of blocking mechanisms for Packet Switched Omega Networks,” in Proceedings of the 6th WSEAS International Conference on Electronics, Hardware, Wireless and Optical Communications, pp. 18–22, Corfu Island, Greece, 2007.
  7. V. P. Bhardwaj, Nitin, and V. Tyagi, “An algorithmic approach to minimize the conflicts in an optical multistage interconnection network,” in Advances in Computing and Communications, vol. 191 of Communications in Computer and Information Science Series (CCIS), pp. 568–576, Springer, 2011. View at Google Scholar
  8. V. P. Bhardwaj and Nitin, “Applying address selection algorithm on nonblocking optical multi-stage interconnection network,” in Proceedings of the IEEE World Congress on Information and Communication Technologies, pp. 694–698, Mumbai, India, 2011.
  9. D. C. Vasiliadis, G. E. Rizos, and C. Vassilakisa, “Performance analysis of dual-priority multilayermultistage interconnection networks undermulticast environment,” Journal of Networks, vol. 6, no. 6, pp. 858–871, 2011. View at Publisher · View at Google Scholar · View at Scopus
  10. M. Choi, N. Park, and F. Lombardi, “Modeling and analysis of fault tolerant multistage interconnection networks,” IEEE Transactions on Instrumentation and Measurement, vol. 52, no. 5, pp. 1509–1519, 2003. View at Publisher · View at Google Scholar · View at Scopus
  11. D. Vasiliadis, G. Rizos, and C. Vassilakis, “Performance study of multilayered multistage interconnection networks under hotspot traffic conditions,” Journal of Computer Systems, Networks, and Communications, vol. 2010, Article ID 403056, 11 pages, 2010. View at Publisher · View at Google Scholar · View at Scopus
  12. D. C. Vasiliadis, G. E. Rizos, and C. Vassilakis, “Class-based weighted fair queuing scheduling on dual-priority delta networks,” Journal of Computer Networks and Communications, vol. 2012, Article ID 859694, 13 pages, 2012. View at Publisher · View at Google Scholar
  13. J. Sengupta, Interconnection Networks For Parallel Processing, Deep & Deep Publications, 2005.
  14. R. Mahajan and R. Vig, “Performance and reliability analysis of new fault-tolerant advance omega network,” WSEAS Transactions on Computers, vol. 7, no. 8, pp. 1280–1290, 2008. View at Google Scholar · View at Scopus
  15. A. Gupta and P. K. Bansal, “Fault tolerant irregular modified alpha network and evaluation of performance parameters,” International Journal of Computer Applications, vol. 4, no. 1, pp. 9–13, 2010. View at Google Scholar
  16. M. Ghai, V. Chopra, and K. K. Cheema, “Performance analysis of fault-tolerant irregular baseline multistage interconnection network,” International Journal on Computer Science and Engineering, vol. 2, no. 9, pp. 3079–3084, 2010. View at Google Scholar
  17. K. Kaur, P. Kaur, and H. Sadawarti, “Performance analysis of new irregular multistage interconnection network,” International Journal of Advanced Engineering Sciences and Technologies, vol. 9, pp. 82–86, 2011. View at Google Scholar
  18. V. P. Bhardwaj and Nitin, “A new fault tolerant routing algorithm for IASEN-2,” in Proceedings of the 2nd IEEE International Conference on Advances in Computing and Communications (ICACC '12), pp. 199–202, Kerala, India, 2012.
  19. Nitin, “On asymptotic analysis of packet and wormhole switched routing algorithm for application-specific Networks-on-Chip,” Journal of Computer and Electrical Engineering, vol. 2012, Article ID 216406, 27 pages, 2012. View at Publisher · View at Google Scholar
  20. S. Mittal and Nitin, “Memory map: a multiprocessor cache simulator,” Journal of Electrical and Computer Engineering, vol. 2012, Article ID 365091, 12 pages, 2012. View at Publisher · View at Google Scholar
  21. Nitin, R. Vaish, and U. Shrivastava, “On a deadlock and performance analysis of ALBR and DAR algorithm on X-Torus topology by optimal utilization of Cross Links and minimal lookups,” Journal of Supercomputing, vol. 59, no. 3, pp. 1252–1288, 2010. View at Publisher · View at Google Scholar · View at Scopus
  22. Nitin and D. S. Chauhan, “Stochastic communication for application specific Networks-on-Chip,” Journal of Supercomputing, vol. 59, no. 2, pp. 779–810, 2010. View at Publisher · View at Google Scholar
  23. Nitin and D. S. Chauhan, “Comparative analysis of traffic patterns on k-ary n-tree using adaptive algorithms based on Burton normal form,” Journal of Supercomputing, vol. 59, no. 2, pp. 569–588, 2010. View at Publisher · View at Google Scholar
  24. Nitin, S. Garhwal, and N. Srivastava, “Designing a fault-tolerant fully-chained combining switches multi-stage interconnection network with disjoint paths,” Journal of Supercomputing, vol. 55, no. 3, pp. 400–431, 2011. View at Publisher · View at Google Scholar · View at Scopus
  25. Nitin and A. Subramanian, “Efficient algorithms and methods to solve dynamic MINs stability problem using stable matching with complete ties,” Journal of Discrete Algorithms, vol. 6, no. 3, pp. 353–380, 2008. View at Publisher · View at Google Scholar · View at Scopus
  26. D. Nitin, “Component Level reliability analysis of fault-tolerant hybrid MINs,” WSEAS Transactions on Computers, vol. 5, no. 9, pp. 1851–1859, 2006. View at Google Scholar · View at Scopus
  27. Nitin and D. S. Chauhan, “A new fault tolerant routing algorithm for MALN-2,” in Eco-friendly Computing and Communication Systems, Communications in Computer and Information Science, pp. 247–254, Springer, 2012. View at Google Scholar
  28. C. W. Chen and C. P. Chung, “Designing a disjoint paths interconnection network with fault tolerance and collision solving,” Journal of Supercomputing, vol. 34, no. 1, pp. 63–80, 2005. View at Publisher · View at Google Scholar · View at Scopus
  29. V.P. Bhardwaj and Nitin, “A new fault tolerant routing algorithm for advance irregular alpha multistage interconnection network,” in Advances in Computer Science, Engineering & Applications, Advances in Intelligent and Soft Computing, pp. 979–987, Springer, 2012. View at Google Scholar
  30. C. W. Chen, “Design schemes of dynamic rerouting networks with destination tag routing for tolerating faults and preventing collisions,” Journal of Supercomputing, vol. 38, no. 3, pp. 307–326, 2006. View at Publisher · View at Google Scholar · View at Scopus
  31. B. V. Suresh Kumar, M. Venkata Rao, and M. A. Ram Prasad, “Adaptive fault tolerant routing in interconnection networks: a review,” International Journal of Advanced Networking and Applications, vol. 02, no. 06, pp. 933–940, 2011. View at Google Scholar
  32. S. Murali, D. Atienza, L. Benini, and G. De Micheli, “A method for routing packets across multiple paths in NoCs with in-order delivery and fault-tolerance gaurantees,” VLSI Design, vol. 2007, Article ID 37627, 11 pages, 2007. View at Publisher · View at Google Scholar · View at Scopus
  33. Nitin and D. S. Chauhan, “A new fault-tolerant routing algorithm for IMABN-2,” in Proceedings of the 2nd IEEE International Conference on Advances in Computing and Communications (ICACC '12), pp. 215–218, Kerala, India, 2012.
  34. V. P. Bhardwaj and Nitin, “A new fault tolerant routing algorithm for advance irregular augmented shuffle exchange network,” in Proceedings of the 14th IEEE International Conference on Computer Modeling and Simulation (UKSIM '12), pp. 505–509, Emmanuel College, Cambridge, UK, 2012.