Table of Contents Author Guidelines Submit a Manuscript
Journal of Electrical and Computer Engineering
Volume 2014, Article ID 410758, 9 pages
http://dx.doi.org/10.1155/2014/410758
Research Article

Programmed Tool for Quantifying Reliability and Its Application in Designing Circuit Systems

Fundamental and Applied Sciences Department, Universiti Teknologi PETRONAS, Bandar Seri Iskandar, 31750 Tronoh, Perak, Malaysia

Received 19 January 2014; Revised 8 April 2014; Accepted 25 April 2014; Published 18 May 2014

Academic Editor: Muhammad Taher Abuelma'atti

Copyright © 2014 N. S. S. Singh. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. D. T. Franco, M. C. Vasconcelos, L. Naviner, and J.-F. Naviner, “Signal probability for reliability evaluation of logic circuits,” Microelectronics Reliability, vol. 48, no. 8-9, pp. 1586–1591, 2008. View at Publisher · View at Google Scholar · View at Scopus
  2. R. I. Bahar, J. Mundy, and J. Chen, “A probabilistic-based design methodology for nanoscale computation,” in Proceedings of the International Conference on Computer Aided Design (ICCAD '03), pp. 480–486, November 2003. View at Scopus
  3. J. Han and P. Jonker, “A defect- and fault-tolerant architecture for nanocomputers,” Nanotechnology, vol. 14, no. 2, pp. 224–230, 2003. View at Publisher · View at Google Scholar · View at Scopus
  4. J. Han, E. Taylor, J. Gao, and J. Fortes, “Faults, error bounds and reliability of nanoelectronic circuits,” in IEEE 16th International Conference on Application-Specific Systems, Architectures, and Processors (ASAP '05), pp. 247–253, July 2005. View at Scopus
  5. J. B. Gao, Y. Qi, and J. A. B. Fortes, “Bifurcations and fundamental error bounds for fault-tolerant computations,” IEEE Transactions on Nanotechnology, vol. 4, no. 4, pp. 395–402, 2005. View at Publisher · View at Google Scholar · View at Scopus
  6. J. Han, E. Taylor, J. Gao, and J. Fortes, “Reliability modeling of nanoelectronic circuits,” in Proceedings of the 5th IEEE Conference on Nanotechnology, pp. 269–272, July 2005. View at Scopus
  7. N. Mohyuddin, E. Pakbaznia, and M. Pedram, “Probabilistic error propagation in logic circuits using the boolean difference calculus,” in Proceedings of the 26th IEEE International Conference on Computer Design, pp. 7–13, October 2008. View at Publisher · View at Google Scholar · View at Scopus
  8. S. Krishnaswamy, G. F. Viamontes, I. L. Markov, and J. P. Hayes, “Accurate reliability evaluation and enhancement via probabilistic transfer matrices,” in Proceedings of the Design, Automation and Test in Europe (DATE '05), vol. 1, pp. 282–287, March 2005. View at Publisher · View at Google Scholar · View at Scopus
  9. K. Patel, I. Markov, and J. Hayes, “Evaluating circuit reliability under probabilistic gate-level fault models,” in Proceedings of the International Workshop on Logic Synthesis, pp. 59–64.
  10. W. Ibrahim, V. Beiu, and M. H. Sulieman, “On the reliability of majority gates full adders,” IEEE Transactions on Nanotechnology, vol. 7, no. 1, pp. 56–67, 2008. View at Publisher · View at Google Scholar · View at Scopus
  11. A. Beg and W. Ibrahim, “On teaching circuit reliability,” in Proceedings of the 38th Annual Frontiers in Education Conference, Saratoga Springs, NY, USA, October 2008.
  12. T. Rejimon and S. Bhanja, “Scalable probabilistic computing models using Bayesian networks,” in Proceedings of the 48th Midwest Symposium on Circuits and Systems, pp. 712–715, Covington, Ky, USA, August 2005. View at Publisher · View at Google Scholar · View at Scopus
  13. F. Taroni and C. Aitken, Bayesian Networks and Probabilistic Inference in Forensic Science, Statistics in Practice, 2006.