Research Article

A Low Leakage Autonomous Data Retention Flip-Flop with Power Gating Technique

Figure 6

The proposed ADR-FF circuits and its operation timing.