A Low Leakage Autonomous Data Retention Flip-Flop with Power Gating Technique

Table 2

The zero bias threshold voltages of transistors.

Transistors	NMOS		PMOS
	Low-	High-	Low-	High-
(V)	0.471	0.853	−0.423	−0.771