Journal of Electrical and Computer Engineering

Research Article

Asynchronous Advanced Encryption Standard Hardware with Random Noise Injection for Improved Side-Channel Attack Resistance

Figure 21

Power trace of synchronous cryptosystem for Plaintext 2.
837572.fig.0021