A 3.9 μs Settling-Time Fractional Spread-Spectrum Clock Generator Using a Dual-Charge-Pump Control Technique for Serial-ATA Applications

Figure 4

Block diagram of the proposed dual-CP SSCG with fast-settling CP control technique.