Journal of Electrical and Computer Engineering / 2015 / Article / Fig 2

Research Article

Applying Partial Power-Gating to Direction-Sliced Network-on-Chip

Figure 2

Direction-sliced router architecture for partial power-gating and clock-gating.
(a) Router slicing
(b) Partial power- and clock-gating
(c) Network interface

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.