Applying Partial Power-Gating to Direction-Sliced Network-on-Chip

Figure 2

Direction-sliced router architecture for partial power-gating and clock-gating.

(a) Router slicing

(b) Partial power- and clock-gating

(c) Network interface