A Processor-Sharing Scheduling Strategy for NFV Nodes

<div>Block diagram of the generic function <svg height="11.927pt" id="M26" style="vertical-align:-3.291101pt" version="1.1" viewbox="-0.0498162 -8.6359 14.7621 11.927" width="14.7621pt" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"><g transform="matrix(.013,0,0,-0.013,0,0)"><path d="M584 650H137L131 622C214 614 217 612 200 521L125 127C109 41 101 35 23 28L17 0H288L294 28C201 35 193 42 209 128L242 309H348C440 309 442 300 443 226H471L510 422H482C452 354 449 348 357 348H251L295 575C302 609 304 615 338 615H426C502 615 517 604 526 581C534 560 536 524 537 492L565 494C574 554 583 631 584 650Z" id="g113-71"></path><glyph.data ascent="3473" descent="-2876" horiz-adv-x="607" vert-adv-y="607"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,6.786,3.132)"><path d="M781 91L765 118C733 86 702 70 693 70C686 70 685 77 692 106L738 297C772 439 736 451 712 451S675 445 647 431C605 410 526 356 452 257H450L459 294C491 426 459 451 429 451C403 451 386 445 361 431C312 404 239 343 170 253H168L188 333C208 411 205 451 175 451C148 451 85 417 24 346L39 318C57 338 100 374 112 374C120 374 122 372 115 339C91 226 62 112 28 -6L37 -12C59 -4 87 3 114 6C125 68 142 127 154 168C184 227 316 383 372 383C397 383 396 366 381 289C362 192 338 92 312 -6L317 -12C339 -5 367 3 396 6L434 170C468 234 598 383 650 383C668 383 676 369 664 319L609 90C593 23 600 -12 629 -12C654 -12 722 23 781 91Z" id="g50-110"></path><glyph.data ascent="3443" descent="-2856" horiz-adv-x="805" vert-adv-y="805"></glyph.data></g></svg>.</div>

Journal of Electrical and Computer Engineering

A Processor-Sharing Scheduling Strategy for NFV Nodes

Figure 3