Intermediate Frequency Digital Receiver Based on Multi-FPGA System

Figure 2

Structure of DBF.