Critical Gates Identification for Fault-Tolerant Design in Math Circuits

Table 1

Reliability for the output bits of three architectures for a 4-bit adder.

Architecture
1
2
3