Table of Contents Author Guidelines Submit a Manuscript
Journal of Electrical and Computer Engineering
Volume 2017 (2017), Article ID 8207104, 11 pages
https://doi.org/10.1155/2017/8207104
Research Article

On Improving the Performance of Dynamic DCVSL Circuits

1Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India
2Department of Electronics and Communication Engineering, Bharati Vidyapeeth’s College of Engineering, Delhi, India

Correspondence should be addressed to Neeta Pandey

Received 31 July 2016; Revised 18 February 2017; Accepted 20 March 2017; Published 4 April 2017

Academic Editor: Ephraim Suhir

Copyright © 2017 Pratibha Bajpai et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. M. Rabaey, A. P. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective, Pearson Education, 2003.
  2. N. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Addison-Wesley Publishing, 2010.
  3. C. Piguet, Low-Power CMOS Circuits, CRC Press, 2006.
  4. L. Bisdounis, D. Gouvetas, and O. Koufopavlou, “A comparative study of CMOS circuit design styles for low-power high-speed VLSI circuits,” International Journal of Electronics, vol. 84, no. 6, pp. 599–613, 1998. View at Publisher · View at Google Scholar · View at Scopus
  5. K. M. Chu and D. L. Pulfrey, “A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic,” IEEE Journal of Solid-State Circuits, vol. 22, no. 4, pp. 528–532, 1987. View at Google Scholar · View at Scopus
  6. L. Heller, W. Griffin, J. Davis, and N. Thoma, “Cascode voltage switch logic: a differential CMOS logic family,” in Proceedings of the IEEE International Solid-State Circuits Conference, pp. 16–17, San Francisco, Calif, USA, Feburary 1984. View at Publisher · View at Google Scholar
  7. M. Stanisavljevic, A. Schmid, and Y. Leblebici, “Fault-tolerance of robust feed-forward architecture using single-ended and differential deep-submicron circuits under massive defect density,” in Proceedings of the International Joint Conference on Neural Networks (IJCNN '06), pp. 2771–2778, July 2006. View at Scopus
  8. R. Faghih Mirzaee, T. Nikoubin, K. Navi, and O. Hashemipour, “Differential Cascode Voltage Switch (DCVS) Strategies by CNTFET Technology for Standard Ternary Logic,” Microelectronics Journal, vol. 44, no. 12, pp. 1238–1250, 2013. View at Publisher · View at Google Scholar · View at Scopus
  9. S. Mathew and R. Sridhar, “Data-driven micropipeline structure using DSDCVSL,” in Proceedings of the 21st IEEE Annual Custom Integrated Circuits Conference (CICC '99), pp. 295–298, May 1999. View at Scopus
  10. D. Z. Turker, S. P. Khatri, and E. S\'anchez-Sinencio, “A DCVSL delay cell for fast low power frequency synthesis applications,” IEEE Transactions on Circuits and Systems. I. Regular Papers, vol. 58, no. 6, pp. 1225–1238, 2011. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  11. Priyanka and A. K. Singh, “A low voltage high speed DCVSL based ring oscillator,” in Proceedings of the Annual IEEE India Conference (INDICON '15), pp. 1–5, New Delhi, India, December 2015. View at Publisher · View at Google Scholar
  12. W. Y. Choi, “Miller effect suppression of tunnel field-effect transistors (TFETs) using capacitor neutralisation,” Electronics Letters, vol. 52, no. 8, pp. 659–661, 2016. View at Publisher · View at Google Scholar · View at Scopus
  13. D. W. Kang and Y.-B. Kim, “Design of enhanced differential cascode voltage switch logic (EDCVSL) circuits for high fan-in gate,” in Proceedings of the 15th Annual IEEE International ASIC/SOC Conference (ASIC/SOC '02), pp. 309–313, September 2002. View at Publisher · View at Google Scholar · View at Scopus
  14. N. Hanchate and N. Ranganathan, “LECTOR: a technique for leakage reduction in CMOS circuits,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 2, pp. 196–205, 2004. View at Publisher · View at Google Scholar · View at Scopus
  15. P. Lakshmikanthan and A. Nuñez, “A novel methodology to reduce leakage power in differential cascode voltage switch logic circuits,” in Proceedings of the 3rd International Conference on Electrical and Electronics Engineering, pp. 1–4, Veracruz, Mexico, September 2006. View at Publisher · View at Google Scholar · View at Scopus
  16. W. Chen, W. Hwang, P. Kudva, G. D. Gristede, S. Kosonocky, and R. V. Joshi, “Mixed multi-threshold differential cascode voltage switch (MT-DCVS) circuit styles and strategies for low power VLSI design,” in Proceedings of the International Symposium on Low Electronics and Design (ISLPED '01), pp. 263–266, August 2001. View at Scopus