Table of Contents Author Guidelines Submit a Manuscript
Journal of Electrical and Computer Engineering
Volume 2017, Article ID 9361493, 12 pages
https://doi.org/10.1155/2017/9361493
Research Article

A Design Space Exploration Framework for ANN-Based Fault Detection in Hardware Systems

University of Cyprus, Nicosia, Cyprus

Correspondence should be addressed to Andreas G. Savva; moc.oohay@1891_vvasdna

Received 28 July 2017; Accepted 29 October 2017; Published 3 December 2017

Academic Editor: Ping Feng Pai

Copyright © 2017 Andreas G. Savva et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. A. K. Jain, J. Mao, and K. M. Mohiuddin, “Artificial neural networks: a tutorial,” IEEE Computational Science & Engineering, vol. 29, no. 3, pp. 31–44, 1996. View at Publisher · View at Google Scholar · View at Scopus
  2. R. A. Shafik, J. Mathew, and D. K. Pradhan, “Introduction to energy-efficient fault-tolerant systems,” Energy-Efficient Fault-Tolerant Systems, pp. 1–10, 2014. View at Publisher · View at Google Scholar · View at Scopus
  3. ITRS, http://www.itrs.net/.
  4. S. Murali, T. Theocharides, N. Vijaykrishnan, M. J. Irwin, L. Benini, and G. De Micheli, “Analysis of error recovery schemes for networks on chips,” IEEE Design & Test of Computers, vol. 22, no. 5, pp. 434–442, 2005. View at Publisher · View at Google Scholar · View at Scopus
  5. C. Grecu, A. Ivanov, R. Saleh, E. S. Sogomonyan, and P. P. Pande, “On-line fault detection and location for NoC interconnects,” in Proceedings of the IOLTS 2006: 12th IEEE International On-Line Testing Symposium, pp. 145–150, Italy, July 2006. View at Publisher · View at Google Scholar · View at Scopus
  6. P. Poluri and A. Louri, “A Soft Error Tolerant Network-on-Chip Router Pipeline for Multi-Core Systems,” IEEE Computer Architecture Letters, vol. 14, no. 2, pp. 107–110, 2015. View at Publisher · View at Google Scholar · View at Scopus
  7. J. Liu, J. Harkin, Y. Li, and L. Maguire, “Online fault detection for NoC interconnect,” IEEE Computer Architecture Letters, 2013. View at Google Scholar
  8. C. Grecu, P. Pande, A. Ivanov, and R. Saleh, “BIST for network-on-chip interconnect infrastructures,” in Proceedings of the 24th IEEE VLSI Test Symposium, pp. 30–35, USA, May 2006. View at Publisher · View at Google Scholar · View at Scopus
  9. M. Jahirul, P. Brooks et al., “An ANN Model for Predicting Biodiesel Kinetic Viscosity as a Function of Temperature and Chemical Compositions,” in Proceedings of the Proc. 20th International Congress on Modeling and Simulation, Australia, 2013.
  10. V. Pacelli, V. Bevilacqua, and M. Azzollini, “An artificial neural network model to forecast exchange rates,” Journal of Intelligent Learning Systems and Applications, vol. 3, no. 2, pp. 57–69, 2011. View at Publisher · View at Google Scholar
  11. K. Suzuki, Artificial Neural Networks - Methodological Advances and Biomedical Applications, InTech, 2011. View at Publisher · View at Google Scholar
  12. Z. Khan, T. Alin, and A. Hussain, “Price Prediction of Share Market using ANN,” In Proc. IJCA Journal, Studies in Informatic and Control, vol. 7, no. 3, pp. 111–120, 1998. View at Google Scholar
  13. S. Carillo, J. Harkin, L. McDaid et al., “Advancing interconnect density for spiking neural network hardware implementations using traffic-aware adaptive network-on-chip routers,” Neural Networks, vol. 33, pp. 42–57, 2012. View at Publisher · View at Google Scholar
  14. E. Alkim, E. Gürbüz, and E. Kiliç, “A fast and adaptive automated disease diagnosis method with an innovative neural network model,” Neural Networks, vol. 33, pp. 88–96, 2012. View at Publisher · View at Google Scholar · View at Scopus
  15. R. C. J. Minnett, A. T. Smith, W. C. Lennon, and R. Hecht-Nielsen, “Neural network tomography: Network replication from output surface geometry,” Neural Networks, vol. 24, no. 5, pp. 484–492, 2011. View at Publisher · View at Google Scholar · View at Scopus
  16. M. Shamishi et al., “Using matlab to develop ANN methods for predicting global solar radiation,” Engineering Education and Research using Matlab, pp. 978–953, 2011. View at Google Scholar
  17. A. G. Savva, T. Theocharides, and V. Soteriou, “Intelligent on/off link management for on-chip networks,” in Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2011, pp. 343-344, India, July 2011. View at Publisher · View at Google Scholar · View at Scopus
  18. M. Sanaye et al., “Transmission Line Fault Detection and Phase Selection using ANN,” in Proceedings of the International Conference on Power Systems Transients, IPST, 2003.
  19. H. Zadeh, “An ANN-based high impedance fault detection scheme: design and implementation,” International Journal of Emerging Electric Power Systems, vol. 4, no. 2, 2005. View at Publisher · View at Google Scholar
  20. A. Prodromou, A. Panteli, C. Nicopoulos, and Y. Sazeides, “NoCAlert: An on-line and real-time fault detection mechanism for network-on-chip architectures,” in Proceedings of the 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012, pp. 60–71, Canada, December 2012. View at Publisher · View at Google Scholar · View at Scopus
  21. R. Parikh and V. Bertacco, “uDIREC: Unified diagnosis and reconfiguration for frugal bypass of NoC faults,” in Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2013, pp. 148–159, USA, December 2013. View at Publisher · View at Google Scholar · View at Scopus
  22. C. Iordanou, V. Soteriou, and K. Aisopos, “Hermes: Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips,” in Proceedings of the 32nd IEEE International Conference on Computer Design, ICCD 2014, pp. 424–431, Republic of Korea, October 2014. View at Publisher · View at Google Scholar · View at Scopus
  23. H. Hossain, M. Ahmed, A. Al-Nayeem, T. Z. Islam, and M. M. Akbar, “gpNoCsim - A general purpose simulator for network-on-chip,” in Proceedings of the ICICT 2007: International Conference on Information and Communication Technology, pp. 254–257, Bangladesh, March 2007. View at Publisher · View at Google Scholar · View at Scopus
  24. S. Jovanovic, C. Tanougast, S. Weber, and C. Bobda, “A new deadlock-free fault-tolerant routing algorithm for noc interconnections,” in Proceedings of the FPL 09: 19th International Conference on Field Programmable Logic and Applications, pp. 326–331, Czech Republic, September 2009. View at Publisher · View at Google Scholar · View at Scopus