Research Article

Improved Design of Bit Synchronization Clock Extraction in Digital Communication System

Figure 5

Simulation result of differential phase detector in phase lag.