An Ultra-Low Power Parity Generator Circuit Based on QCA Technology

Figure 7

QCA layout of the designed (a) 4 bit parity generator and (b) simulation outcomes.

(a)

(b)