Table of Contents Author Guidelines Submit a Manuscript
Journal of Nanomaterials
Volume 2011, Article ID 792759, 11 pages
http://dx.doi.org/10.1155/2011/792759
Research Article

Modeling and Simulation of Special Shaped SOI Materials for the Nanodevices Implementation

Faculty of Electronics, “Politehnica” University of Bucharest, Splaiul Independentei 313, 060042 Bucharest, Romania

Received 30 December 2010; Accepted 4 May 2011

Academic Editor: Shaogang Hao

Copyright © 2011 Cristian Ravariu and Florin Babarada. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. H. Murray, P. Martin, and S. Bardy, “Taylor expansion of surface potential in MOSFET: application to Pao-Sah integral,” Active and Passive Electronic Components, vol. 2010, Article ID 268431, 11 pages, 2010. View at Publisher · View at Google Scholar
  2. S. A. Mahmoud, S. M. Al-Shomar, and A. A. Akl, “Electrical characteristics and nanocrystalline formation of sprayed iridium oxide thin films,” Advances in Condensed Matter Physics, vol. 2010, Article ID 518209, 6 pages, 2010. View at Publisher · View at Google Scholar
  3. J. Pretet, S. Monfray, S. Cristoloveanu, and T. Skotnicki, “Silicon-on-nothing MOSFETs: performance, short-channel effects, and backgate coupling,” IEEE Transactions on Electron Devices, vol. 51, no. 2, pp. 240–245, 2004. View at Publisher · View at Google Scholar · View at Scopus
  4. D. N. Vizireanu, “Quantized sine signals estimation algorithm for portable DSP based instrumentation,” International Journal of Electronics, Taylor & Francis, vol. 96, no. 11, pp. 1175–1181, 2009. View at Google Scholar
  5. N. Quijano and K. M. Passino, “The ideal free distribution: theory and engineering application,” IEEE Transactions on Systems, Man and Cybernetics, Part B, vol. 37, no. 1, pp. 154–165, 2007. View at Publisher · View at Google Scholar · View at Scopus
  6. A. A. J. Al-Douri, M. F. A. Alias, A. A. Alnajjar, and M. N. Makadsi, “Electrical and optical properties of GexSi1-x:H thin films prepared by thermal evaporation method,” Advances in Condensed Matter Physics, vol. 2010, Article ID 428739, 8 pages, 2010. View at Publisher · View at Google Scholar
  7. J. Benson, N. V. D'Halleweyn, W. Redman-White et al., “A physically based relation between extracted threshold voltage and surface potential flat-band voltage for MOSFET compact modeling,” IEEE Transactions on Electron Devices, vol. 48, no. 5, pp. 1019–1021, 2001. View at Publisher · View at Google Scholar · View at Scopus
  8. C. Ravariu, A. Rusu, F. Babarada, and F. Ravariu, “Discrepancies of the flat-band voltage models revealed by simulations in sub-50 nm SOI films,” in Proceedings of the 15th IASTED International Conference on Applied Simulation and Modelling (ASM '06), pp. 141–144, Rhodes, Greece, June 2006. View at Scopus
  9. C. Ravariu, A. Rusu, M. D. Profirescu, and F. Ravariu, “A nano-transistor with a cavity,” in Proceedings of the 8th IEEE International Conference on Nanotechnology, vol. 1, chapter 4, pp. 111–114, Anaheim, Calif, USA, 2005. View at Scopus
  10. S. Sato, K. Komiya, N. Bresson, Y. Omura, and S. Cristoloveanu, “Possible influence of the Schottky contacts on the characteristics of ultrathin SOI pseudo-MOS transistors,” IEEE Transactions on Electron Devices, vol. 52, no. 8, p. 1807, 2005. View at Publisher · View at Google Scholar
  11. C. Ravariu, A. Rusu, F. Ravariu, D. Dobrescu, and L. Dobrescu, “Alternative methods of parameters extraction based on the pseudo-MOS technique,” in Proceedings of the 24th IEEE International Conference on Microelectronics (MIEL '04), pp. 249–252, Nis, Serbia, 2004. View at Scopus
  12. C. Ravariu, A. Rusu, F. Udrea, and F. Ravariu, “Simulation results of some diamond on insulator nano-MISFETs,” Diamond and Related Materials, vol. 15, no. 2, pp. 777–782, 2006. View at Google Scholar
  13. C. Ravariu, F. Babarada, A. Rusu, and F. Ravariu, “More accurate models of the interfaces oxide ultra-thin SOI films,” AIP Conference Proceedings, vol. 893, pp. 3–4, 2007, ISI electronic Journal, under the American Institute of Physics AIP auspices. View at Google Scholar
  14. O. Stanasila, Special Mathematics, ALL Publishing, Bucharest, Romania, 2001.
  15. G. A. Brown, H. H. Hosack, K. Joyner, and W. A. Krull, “Integrity of gate oxides formed on SIMOX wafers,” in Proceedings of the IEEE International SOI Conference, p. 73, October 1994. View at Publisher · View at Google Scholar
  16. “CEA-Leti makes a R&D 20 nm fully depleted SOI process,” EUROSOI Newsletter, vol. XXVI, October 2010.
  17. C. Ravariu, A. Rusu, and F. Ravariu, “Parameters extraction from some experimental static characteristics of a pseudo-MOS transistor,” Scientific Bulletin Journal Series C, vol. 70, no. 1, pp. 29–34, 2008. View at Google Scholar
  18. D. N. Vizireanu, “A simple and precise real-time four point single sinusoid signals instantaneous frequency estimation method for portable DSP based instrumentation,” Measurement, vol. 44, no. 2, pp. 500–502, 2011. View at Google Scholar
  19. S. Mahapatra, A. M. Ionescu, and B. Banerjee, “A quasi-analytical SET model for few electron circuit simulation,” IEEE Electron Device Letters, vol. 23, no. 6, pp. 366–368, 2002. View at Publisher · View at Google Scholar · View at Scopus
  20. S. M. Rezaul Hasan, “Transition frequencies and negative resistance of inductively terminated CMOS buffer cell and application in MMW LC VCO,” Active and Passive Electronic Components, vol. 2010, Article ID 542406, 11 pages, 2010. View at Publisher · View at Google Scholar
  21. C. Ravariu, A. Rusu, A. Bondarciuc et al., “Modeling and simulation of a nanostructure for a single electron technology implementation,” in Proceedings of the 5th International Mediterranean Modelling Multiconference, pp. 312–315, Briatico, Italy, September 2008.
  22. C. J. Singh, K. C. Kumar, S. Gope, J. Basu, S. Sarkar, and S. Kumar, “Single electron device based automatic tea vending machine,” in Proceedings of the IET-UK International Conference on Information and Communication Technology in Electrical Sciences (ICTES '07), pp. 891–896, Chennai, Tamilnadu, India, December 2007.
  23. H. Inokawa, Y. Takahashi, K. Degawa, T. Aoki, and T. Higuchi, “A single-electron-transistor logic gate family and its application—part II: design and simulation of a 7-3 parallel counter with linear summation and multiple-valued latch functions,” in Proceedings of the 34th International Symposium on Multiple-Values Logic (ISMVL '04), pp. 269–274, 2004. View at Scopus
  24. R. M. Udrea and D. N. Vizireanu, “Quantized multiple sinusoids signal estimation algorithm,” Journal of Instrumentation, vol. 3, article P02008, pp. 1–7, 2008. View at Publisher · View at Google Scholar · View at Scopus