Temperature-Dependent Physical and Memory Characteristics of Atomic-Layer-Deposited Metal Nanocrystal Capacitors
Physical and memory characteristics of the atomic-layer-deposited metal nanocrystal capacitors in an n-Si/SiO2/HfO2//Al2O3/Pt structure with different postdeposition annealing temperatures from 850–1000°C have been investigated. The metal nanocrystals with an average diameter of 7 nm and a highdensity of 0.7 × 1012/cm2 are observed by high-resolution transmission electron microscopy after a postdeposition annealing temperature at 1000°C. The density of nanocrystal is decreased (slightly) by increasing the annealing temperatures, due to agglomeration of multiple nanocrystals. The RuO3 nanocrystals and Hf-silicate layer at the SiO2/HfO2 interface are confirmed by X-ray photoelectron spectroscopy. For post-deposition annealing temperature of 1000°C, the memory capacitors with a small equivalent oxide thickness of ~9 nm possess a large hysteresis memory window of >5 V at a small sweeping gate voltage of ±5 V. A promising memory window under a small sweeping gate voltage of ~3 V is also observed due to charge trapping in the metal nanocrystals. The program/erase mechanism is modified Fowler-Nordheim (F-N) tunneling of the electrons and holes from Si substrate. The electrons and holes are trapped in the nanocrystals. Excellent program/erase endurance of 106 cycles and a large memory window of 4.3 V with a small charge loss of ~23% at 85°C are observed after 10 years of data retention time, due to the deep-level traps in the nanocrystals. The memory structure is very promising for future nanoscale nonvolatile memory applications.
Memory devices with a low program/erase voltage operation and a better scalability with excellent endurance/retention are required for future nanoscale high-performance flash memory applications. According to the International Technology Roadmap for Semiconductors (ITRS) on a 20 nm technology node , the scaling of tunneling oxide thickness is one of the key issues for conventional floating gate memory devices. Recently, many nanocrystals with the advantages of many energy levels as well as high charge-trapping probability, high-speed with a low program/erase voltage operation, high scalability potential, excellent endurance, and data retention, and so forth, have been reported [2–10]. Due to higher density of states around the Fermi level, discrete charge storage in the nanocrystals and stronger coupling with conduction channel, the thickness of tunneling oxide can be reduced for metal or metal oxide nanocrystal memory devices. To solve the scaling problems, high-κ tunneling barriers such as HfO2, and Al2O3 are also reported by many researchers. The metal nanocrystals embedded in high-κ tunneling barriers with high thermal stability (~1000°C) are needed in future nanoscale nonvolatile memory applications, that can follow the conventional complementary-metal-oxide-semiconductor (CMOS) process line. Recently, the TiN nanocrystal memory devices were reported with process temperatures of 1000°C  and ~1050°C . Due to the high melting point (~1200°C ) and high work function of ruthenium oxide () materials, this nanocrystal can be also used as a charge-storage node in nanoscale flash memory device applications. Furthermore, the material can be deposited by atomic-layer-deposition (ALD), which will be useful in future applications. In this study, annealing dependence of the atomic-layer-deposited nanocrystals embedded in the high-κ HfO2/Al2O3 layers in an n–Si/SiO2/HfO2//Al2O3/Pt memory structure has been investigated. After post-deposition annealing (PDA) temperature ranges from 850–1000°C, the Hf-silicate layer at the SiO2/HfO2 interface is formed. The memory devices with a low voltage operation (<5 V) and good memory characteristics are obtained after a high PDA of 1000°C.
2. Experimental and Methods
n-Type Si (100) substrate with a doping of 1 × 1017/cm3 was cleaned by an RCA process. To remove native oxide from the Si surface, the wafer was dipped in HF solution. After cleaning Si wafers, the tunneling oxide (SiO2) with a nominal thickness of 3 nm was grown by a rapid thermal oxidation (RTO) process at a substrate temperature of 1000°C for 15 s. The oxygen gas (O2) was used for oxidation. The high-κ HfO2 film with an as-deposited thickness of 2 nm was grown for a wetting layer by ALD. The high-κ HfO2 film can be used as a part of tunneling oxide. The stack tunneling oxide layers are SiO2 and HfO2 films, which can also improve memory performance. Then, the metal layer with an as-deposited thickness of ~2 nm was grown by ALD using a diethyl-cyclopentadienyl ruthenium [Ru(EtCp)2] precursor at a substrate temperature of 350°C. The precursor temperature was 100°C. The high-κ Al2O3 film with a thickness of 20 nm was deposited in situ for a blocking oxide by ALD. The H2O precursor was used for oxygen content. The description of the deposition of high-κ and metal oxide films by ALD can be found in our previous study . To form the nanocrystals from a nanolayer, a PDA process with the temperature ranges from 850 to 1000°C for 1 min in N2 (90%) + O2 (10%) gas mixtures by a rapid thermal annealing (RTA) process was performed. To maintain the quality of the high-κ Al2O3 film during the RTA process, a small amount (10%) of oxygen gas was used during the annealing process. For comparison, the pure Al2O3 film as a charge-trapping layer was also deposited on a SiO2/Si substrate. The thickness of the Al2O3 film was 20 nm. The Al2O3 charge-trapping layer was annealed at 900°C for 1 min. in N2 ambient by the RTA process. A platinum (Pt) metal gate electrode with a gate area of 1.12 × 10−4 cm2 was fabricated by using a shadow mask. A schematic view of the metal nanocrystal capacitors is shown in Figure 1. The metal nanocrystals are embedded in the high-κ HfO2/Al2O3 films. Table 1 shows the thicknesses and electrical characteristics of the nanocrystal memory capacitors. To confirm the size and microstructure of the nanocrystals, high-resolution transmission electron microscopy (HRTEM) with an operating voltage of 300 kV and a resolution of 0.17 nm was carried out. To investigate the chemical bonds of Si–O, Hf–O, Ru–O, and Al–O signals, X-ray photo-electron spectroscopy (XPS) was performed. Memory characteristics such as capacitance-voltage (C-V) hysteresis, current density-voltage (J-V), retention, and endurance, and so forth, were investigated using an HP 4284A LCR meter and HP 4156C semiconductor measurement analyzer.
3. Results and Discussion
The thicknesses of the as-deposited dielectric layers are verified by cross-sectional HRTEM images, as shown in Figure 2(a). The as-deposited film is investigated for comparison. The thicknesses of SiO2, HfO2, , and Al2O3 layers are 3, 2, 2, and 20 nm, respectively, for the as-deposited film. The metal layer shows crystalline, while both high-κ HfO2 and Al2O3 films appear amorphous in nature. The elemental compositions of all layers are observed by energy dispersive X-ray spectroscopy (EDS) with a spot size of 0.5 nm in a diameter and a spacial resolution of ~1 nm (Figure 2(b)). The numbers indicated on the EDS spectra correspond to the numbers on the TEM image. The peak elemental compositions of hafnium (Hf), ruthenium (Ru), oxygen (O) and aluminum (Al) atoms are 23.6, 3.5, 60.3, and 37.5 at %, respectively. It is estimated that the SiO2, HfO2 and Al2O3 films are closely stoichiometric for the as-deposited one. After annealing at 850°C (sample: S1), the nanolayer displayed the nanocrystals (Figure 2(c)). The peak elemental compositions of the Hf, Ru, O, and Al atoms are 24.5, 17.7, 59.5 and 39.9 at %, respectively (Figure 2(d)). The atomic concentration of Ru is increased from 3.5 at % to 17.7 at % after the annealing process. It is speculated that this higher atomic concentration of Ru after the annealing process may be due to both Ru-rich nanocrystal formation, and higher thickness from 2-3 nm. Furthermore, the atomic concentrations of Si and Hf atoms at a beam position of 4 are 33.2 and 13.5 at %, respectively, for the annealed memory capacitors, and those values are 29.9 and 6 at % for the as-deposited capacitor. Enhanced Si and Hf atoms at the SiO2/HfO2 interface can be explained by diffusion of Hf and Si atoms after the annealing process. This is due to the Hf-silicate ( or simply HfSiO) formation at the SiO2/HfO2 interface, which has been also confirmed by subsequent XPS measurement later. The atomic concentrations of Al and Hf at a beam position of 6 are 8.1 and 24.7, respectively, for the annealed memory capacitors, while those values are 6.1 and 24 for the as-deposited capacitors. The atomic concentrations are enhanced (slightly) after the annealing process. It indicates that the Hf and Al atoms are also diffused after the annealing process which can also form at the HfO2/Al2O3 interface or in the vicinity of the nanocrystals. The thicknesses of SiO2, HfO2, and Al2O3 layers are found to be 3.5, 1, and 17 nm, respectively (Figure 3(a)). The thickness of nanocrystal is approximately 3 nm. Total physical thickness of the stack tunneling oxides including SiO2, HfSiO, and HfO2 layers is 4.5 nm, which is one of the important key areas to improve the memory characteristics. The thickness of SiO2 layer is slightly (0.5 nm) increased compared to that of the as-deposited one. The thicknesses of HfO2 and Al2O3 films are reduced (2-1 nm and 20–17 nm) compared to that of the as-deposited one, due to both the nanocrystal formation and densification of the films. All of the films including HfO2, , and Al2O3 show crystalline after the annealing process. The thickness of SiO2 is increased (3.5–4 nm) by increasing the annealing temperatures from 850°C to 1000°C (Figure 3 and Table 1), due to both the oxygen diffusion and HfSiO formation at the SiO2/HfO2 interface. The thickness of SiO2 layer including HfSiO film is approximately 4 nm at a PDA of 1000°C. The thickness of stack tunneling oxide including SiO2, HfSiO, and HfO2 layers nm is approximately 5 nm. It is expected that the thickness of the HfSiO layer is about 0.5–1.0 nm. The thickness (~3 nm at 850°C to ~4 nm at 1000°C) and average diameter (~7 nm at 850°C to ~11.5 nm at 1000°C) of the metal nanocrystals are also increased with an increasing in the annealing temperature up to 1000°C (sample: S4), due to the agglomeration or nanotwin formation after high temperature process. The Si and metal nanotwin formations after the annealing process were also reported by Wang et al. . Figure 4 shows a plane-view TEM image of the nanocrystals in an n–Si/SiO2/HfO2//Al2O3/Pt memory structure at a PDA of 850°C (sample: S1). The nanocrystals are observed clearly. The average diameter is approximately 7 nm, which is larger than that of the cross-sectional TEM image in Figure 2(c) (diameter: ~4 nm) due to the different crystal orientations or image captured at different positions. The nanocrystals are like a circular disk and the diameters are varied from 4–10 nm. Figure 5 shows the diameter and density of the metal nanocrystals with different annealing temperature ranges from 850°C–1000°C. The density of the nanocrystals is calculated from the plane-view TEM images. The density of the metal nanocrystals is high: 1.5 × 1012/cm2 at a PDA of 850°C; 0.7 × 1012/cm2 at a PDA of 1000°C. A single nanocrystal with different annealing temperatures is also shown in the inset of Figure 5. At a PDA of 1000°C, the nanocrystals are difficult to observe clearly on a plane-view TEM image because of crystalline Al2O3 film. It suggests that the density of the metal nanocrystals decreases (slightly) with increasing the annealing temperatures due to the agglomeration of multiple nanocrystals. The nanocrystal sizes are varied from 4–10 nm, 4–12 nm, 4–17 nm, and 5–18 nm for the PDAs of 850°C, 900°C, 950°C, and 1000°C, respectively (data not shown). The average diameters are from 7–11.5 nm for the annealing temperatures at 850°C to 1000°C. The nanocrystal size distribution is broad with increasing the annealing temperature. However, the memory characteristics are very promising for future nanoscale nonvolatile memory applications. Furthermore, the compositions of the metal nanocrystals are explained by XPS below.
Figure 6(a) shows the Ru3d spectra with different annealing temperatures. The metal nanocrystals show the Ru3d5/2 and Ru3d3/2 doublets. At a PDA of 850°C (sample: S1), the peak binding energies of the Ru3d5/2 and Ru3d3/2 electrons are 281.7 eV and 285.9 eV, respectively. The peak binding energies are quite similar 281.7–281.5 eV for the Ru3d5/2 electrons, and 285.9–285.7 eV for the Ru3d3/2 electrons, with increasing annealing temperatures from 850–1000°C. The peak fittings of the Ru3d5/2 core level electrons are performed by Shirley background subtraction and Gaussian/Lorentzian functions at a PDA of 1000°C (Figure 6(b)). The RuO3 peak is located at 281.5 eV. A negligible intensity of the RuO2 and RuO4 peak is observed. The binding energy peak positions and the separation between the doublets (4.0–4.2 eV) indicate the presence of the nanocrystals. Zhang et al.  reported that the peak binding energies of the Ru3d5/2 electrons for Ru and RuO2 elements were 280.6 eV and 281.6 eV, respectively. Kaga et al.  reported that the peak binding energies of the Ru3d5/2 electrons are 280 eV for the Ru, and 280.8 eV for the RuO2 films. Basically, the RuO3 element is almost unchanged up to an annealing temperature of 1000°C due to the high thermal stability of the nanocrystals in the memory capacitors.
Figure 7(a) shows the Hf4f peaks with different annealing temperatures. The peaks are located at the Hf4f7/2 and Hf4f5/2. These Hf4f doublet peaks originate from the pure HfO2 or Hf-silicate film. The peak binding energies are 17–16.7 eV for the Hf4f7/2 electrons, and 18.6–18.4 for the Hf4f5/2 electrons with different annealing temperatures from 850–1000°C (samples: S1–S4). The shift of the Hf peak toward higher binding energy is attributed to both the formation of the Hf-silicate and Hf-aluminate films, which is ~0.3 eV higher than that of pure HfO2 film (16.7 eV ). Figure 7(b) shows the Si2p core-level electrons with different annealing temperatures (samples: S1 & S4). An additional peak shift with respect to the Si2p core-level spectra (99.2 eV) at the interfacial layer of the HfO2/SiO2 structures is ~3.45 eV with different annealing temperatures of 850°C and 1000°C. A lower Si2p binding energy shift with respect to SiO2(~4.2 eV) indicates that the interfacial layer is composed with the Hf atoms or formed Hf-silicate compound. It is believed that this Hf-silicate layer is at the SiO2/HfO2 interface or HfO2 layer itself a HfSiO layer. Furthermore, the SiO2 peak (~102.65 eV) intensity in Si2p spectra increases at a PDA of 1000°C. It implies that the thickness of the tunneling oxide layer is increased with increasing PDA temperature. The Al-O binding energies located at 74.7–74.5 eV with different annealing temperatures are observed (data not shown). The peak binding energies of O1s spectra are 532.4–532.2 eV for different annealing temperatures, suggesting the Al2O3 film. Due to the metal nanocrystals embedded in the high-κ HfO2/Al2O3 films, the improved charge storage characteristics can be expected with a low voltage operation that is explained below.
Clockwise capacitance-voltage (C-V) hysteresis characteristics of the metal nanocrystal memory capacitors with different sweeping gate voltages () at a PDA of 950°C (sample: S3) are shown in Figure 8(a). The C-V measurement frequency was 1 MHz. Both hold and delay times were 0.1 s during C-V measurement. A hysteresis memory window of ΔV ≈ 4.2 V at a small sweeping gate voltage of = ±3 V is observed. The hysteresis memory window increases by increasing the sweeping gate voltages. Due to the high density of the metal nanocrystals, a large memory window of ΔV ≈ 10.8 V at a sweeping gate voltage of = ±7 V is obtained. The electron- (or hole-) trapping density under positive and negative gate voltages can be calculated using this equation below: where is the gate voltage shift under external gate voltage, is the flat-band voltage. is the neutral where no hysteresis memory window is observed under a small sweeping gate voltage, is the capacitance of the blocking oxide , “Φ” is the gate area, and “q” is the electronic charge. A neutral flat-band voltage () is +0.05 V under a gate voltage of ±0.5 V (data not shown). A high is 48.72 pF, which is very useful for the nanoscale flash memory device applications. The capacitance of the is ~75.8 pF by using dielectric permittivity of ~13 of the Al2O3 films . The values of are 1.5, 3.1, and 4.5 V under sweeping gate voltages of +3 V →−3 V, +5 V →−5 V, and +7 V →−7 V, respectively, while those values are −2.7 V, −4.4 V, and −6.3 V under the sweeping gate voltages of −3 V →+3 V, −5 V →+5 V, and −7 V →+7 V, respectively. Considering the = +0.05 V, and using (1), the high electron-trapping densities are calculated ~6.12 × 1012, 1.29 × 1013, and 1.86 × 1013 cm−2 under the gate voltages of +3 V, +5 V and +7 V, respectively. The high hole-trapping densities are also calculated ~1.12 × 1013, 1.83 × 1013, and 2.64 × 1013 cm−2 under the gate voltages of −3 V, −5 V, −7 V, respectively. It suggests that the hole-trapping density is higher than that of the electron-trapping density, which is explained as follows. Gibbs free energies of the HfO2, RuO3, and Al2O3 materials are −1010.75, −40.875, and −1582.3 kJ/mol at 300 K, respectively. The HfO2, and Al2O3 films will be easily oxidized than the RuO3 films. It suggests that the oxygen gathering (O2−) could be observed in the HfO2 and Al2O3 films and oxygen deficiency could be observed inside the films. It suggests that the nanocrystals are like a core-shell structure, that is, Ru-rich is inside the nanocrystal and oxygen-rich is outside the nanocrystal. So annular region of the nanocrystals will be oxygen-rich, where Hf or Al atoms will be mixed with Ru atoms. So the oxygen vacancy (positive-type defects) could be realized inside the nanocrystal and oxygen-rich (negative-type defects) could be realized on the boundary of the nanocrystal. As a consequence, the positive-type defects can trap the electrons and the negative-type defects can trap the holes. It is expected that the area covered by the annular region of the nanocrystals should be larger than the core area of the nanocrystals. It is believed that the holes will be trapped in the annular region while the electrons will be trapped in the core region of the nanocrystals. Considering the nanocrystal density of 0.8 × 1012 cm−2 at a PDA of 950°C, one nanocrystal can trap 23 electrons and 33 holes under the gate voltages of +7 V and −7 V, respectively. The hysteresis memory windows as well as electron- (or hole-) trapping density can be varied with sweeping gate voltages and different annealing temperatures, as shown in Figure 8(b). A large hysteresis memory window of the metal nanocrystal memory capacitors at different annealing temperatures is observed compared to that of the pure Al2O3 charge-trapping layers in a Pt/Al2O3 (20 nm)/SiO2 (3 nm)/Si structure, due to charge-trapping in the nanocrystals. The memory capacitors with an as-deposited metal layer in an n–Si/SiO2/HfO2//Al2O3/Pt structure have been also fabricated for comparison. According to our capacitor design, the metal gate electrode (Pt) is deposited by using shadow mask. It indicates that the device-to-device isolation is observed by metal gate electrode only but the metal layer is continuous. For the as-deposited film, the C-V characteristics could not be observed from our CV measurement system and the system shows OVERLOAD. Then the capacitors have been annealed from 600–1000°C. The C-V characteristics are observed from the PDAs of 800–1000°C. At PDA of <800°C, the C-V characteristics could not be measured. It suggests that the electric field could not pass inside the metal layer, resulting in no C-V characteristics. At the PDA of >800°C, the nanocrystals have been formed and the metal layer becomes discrete, resulting in the electric field pass through the nanocrystal boundary. In this case, the CV system could measure C-V characteristics. On this point, the temperature of the metal nanocrystal formation can be monitored, which is also important for other metal nanocrystal formation process. The nanocrystal formation temperature depends on the thickness of the metal nanolayer, deposition process, and material itself. A memory window of the pure Al2O3 charge-trapping layer is increased (slightly) after sweeping gate voltages of ±7 V. After the annealing process, the Al2O3 grain boundaries can be formed and the charges can be trapped on the grain boundary sites. The thickness of tunneling oxide (SiO2) is increased (3 nm to 4 nm) at the SiO2/Al2O3 interface after the high-temperature annealing process. Due to both the thicker tunneling oxide and the large conduction band offset between the Si and Al2O3 conduction layers, a large operation voltage of 7 V is needed to trap charges in the Al2O3 charge-trapping layers. On the other hand, a small operation voltage of <∣7 V∣ is needed for the metal nanocrystal memory capacitors, due to the negative conduction band offset between the Si and nanocrystals. The work function of layer is ~4.7 eV. It indicates that the charge trapping probability in the nanocrystals will be enhanced when compared to that observed for the pure Al2O3 charge trapping layers. The hysteresis memory window increases with increasing the sweeping gate voltages up to ±10 V. If the operation voltage is less than ∣7 V∣ then the charge-trapping can be only observed in the nanocrystals. If the operation voltage is higher than that of ∣7 V∣ then the charge-trapping can be observed in both of the nanocrystals and Al2O3 charge-trapping layers. Under a sweeping gate voltage of ±5 V, the hysteresis memory windows are 1.8, 8.0, 7.5, and 5.2 V for the PDA of 850°C, 900°C, 950°C, and 1000°C, respectively. Those values are 4.0, 11.1, 10.8, and 8.6 V under a sweeping gate voltage of ±7 V (Figure 8(b) and Table 1). Even though the high-density RuO3 nanocrystals are observed at a PDA of 850°C but the smallest memory window is observed as compared to that observed for other high temperature annealing processes. It may be due to both the higher equivalent oxide thickness (EOT = 8.9 ± 0.5 nm), as shown in Figure 9, and the unwanted defects remained in the RuO3 nanocrystals at low annealing temperature (850°C). The EOT decreases (slightly) with increasing PDA up to 950°C, due to densification of the layers. But the EOT is increased at a PDA of 1000°C due to a thicker stack tunneling oxide (~5 nm). A minimum EOT of 7.9 ± 0.5 nm is observed at a PDA of 950°C. The memory window at 1000°C is also lower as compared to that of both annealing temperatures of 900°C and 950°C due to the higher EOT, the lower density of the nanocrystals and higher leakage current, which will be discussed below. At a PDA of 900°C and 950°C, a large hysteresis memory window of >14.0 V is observed under a sweeping gate voltage of ±10 V due to both the lower EOT (7.9 ± 0.5 nm) and the nanocrystals composed with RuO2 and RuO3 elements (data not shown). A memory window of 0.9 V is also observed under a small sweeping gate voltage of ±1 V. The large memory window and high electron- (or hole-) trapping density of the memory devices under a low voltage operation can be used in future multi-level-charge (MLC)-trapping flash memory device applications, which has been explained below.
The C-V hysteresis indicates that the charge can be trapped in the nanocrystals under a small positive gate voltage and the trapped charges can be erased under a small negative gate voltage. The electric fields across layer-by-layer under the external gate voltages () can be explained below. Considering the memory device under programming mode, the stack voltage, across the memory structure can be written by where is the surface potential at the SiO2/Si interface, is the voltage across the SiO2 tunneling layer (i.e., SiO2 and HfSiO), is the voltage across the HfO2 layer, is the voltage across the nanocrystal layer, and is the voltage across the blocking oxide (Al2O3). The is about +0.05 V for our device. The surface potential can be written as where k (=1.38 × 10−23 J/K) is the Boltzmann’s constant, T (=300 K) is the absolute temperature, ND (1 × 1017 cm−3) is the doping density in n-type Si, ni (=1.45 × 1010 cm−3) is the intrinsic carrier concentration of Si. Using those above values, the is 0.41 V. From Gauss’s law of electrostatics on layer-by-layer structure, the boundary condition can be written as follows: The , , , and are the relative permittivities of the SiO2, HfO2, nanocrystal, and Al2O3 layers, respectively. The , , , and are the electric fields across the SiO2, HfO2, nanocrystal, and Al2O3 layers, respectively. The electric fields across the SiO2, HfO2, and Al2O3 layers can be obtained from (2) and (4), where the , , , and are the thicknesses of the SiO2, HfO2, nanocrystal, and Al2O3 layers, respectively. Total series capacitance () at accumulation region can be written as where ε0 (=8.85 × 10−14 F/cm) is the free space permittivity. The values of are 43.43, 45.2, 48.72, and 43.92 pF for the PDA of 850°C, 900°C, 950°C, 1000°C, respectively. Considering the series capacitances using (8) and thicknesses (Table 1) of layer by layer for all annealing temperatures, the relative permittivity values of the Al2O3, HfO2, and layers are 13, 17, and 40, respectively [18–21]. The higher relative permittivity of the Al2O3 film is due to the crystallization or diffusion into the Al2O3 film during a high-temperature annealing process. The different crystal orientation including metal-doped Al2O3 film or nanograin formation of the high-κ Al2O3 films may also cause higher permittivity of the film. The values of effective permittivity of the SiO2 layer are found to be 4.15, 4.65, 6.15, and 5.1 for the PDA of 850°C, 900°C, 950°C, 1000°C, respectively. The effective permittivity of the tunneling oxide (SiO2) is higher than that of a pure SiO2 layer . It suggests that the Hf-silicate layer at the HfO2/SiO2 interface is formed after the annealing process, due to the Hf and Si atom diffusion which is also explained by EDX and XPS analyses. Using those relative permittivity values in (5), (6), and (7), the electric fields have been calculated under positive gate voltages of = +10 V or +5 V on the Pt gate electrode. The electric fields versus PDA temperatures are plotted as shown in Figure 10. The electric field across the SiO2 layer is higher than 8 MV/cm under an operation voltage of +10 V for all annealing temperatures. Under a gate voltage of +5 V, the is ~4 MV/cm. It indicates that the modified Fowler-Nordheim (F-N) tunneling mechanism plays a role to trap electron in the nanocrystals. The electric field across the HfO2 layer is smaller ~2 MV/cm but the conduction band offset between the Si and HfO2 conduction layers is also smaller. The electrons can be tunneled easily through the HfO2 layer. The electric field is decreased (slightly) with increasing the PDA temperature, due to the higher thickness and permittivity of the SiO2 layer. It is noted that the electric field across the high-κ Al2O3 layers is much smaller than the electric field across the SiO2 layer. In this case, the electrons are tunneled through the tunneling oxide layer and the charges are trapped in the metal nanocrystals under a low voltage operation. When we apply the negative gate voltage on Pt gate electrode then the electric field across the tunneling oxide layer is also higher than that of the blocking oxide layer . First, the trapped electrons will be tunneled back from the nanocrystals to the Si conduction layer. Second, the holes will be tunneled from the Si valence band to the nanocrystals. So, the large memory window is observed due to the electron and hole traps under positive and negative gate voltages, respectively, on the gate electrode.
Figure 11 shows the variation of leakage current density with different annealing temperatures. The leakage current density of the nanocrystal memory capacitors is higher than that of the pure Al2O3 charge-trapping layers due to the nanocrystal formation. The leakage current increases with increasing the PDA temperatures, due to the nanocrystal formation and outdiffusion of metal into the high-κ Al2O3 blocking oxide. Furthermore, the crystallization of the Al2O3 film can also play a role to increase leakage current. The formation of crystallites may result in increased leakage currents along grain boundaries of the Al2O3 films after high temperature annealing process. The breakdown voltage of the nanocrystal memory capacitors decreases with increasing the PDA temperatures, due to higher leakage current. It is also believed that the hysteresis memory window at a PDA of 1000°C is lower as compared to that of 950°C, due to a higher leakage current. It implies that the hysteresis memory window can be limited by gate leakage or backtunneling current, and also by design of memory structure.
Figure 12(a) shows the excellent program/erase endurance characteristics under a small program/erase voltage of ±5 V and a pulse width of 200 ms for a PDA of 1000°C. An initial memory window is 5.6 V and it is 5.5 V after extrapolation of 104 cycles. A small memory window loss of ~2% is observed after 106 cycles. Figure 12(b) shows the variation of the flat-band voltage with retention time at a PDA of 1000°C. The program/erase voltage is ±5 V and pulse width is 200 ms. To read the data with elapsed time under programming/erasing conditions, the capacitance is measured at a read voltage of 0.1 V and the capacitance transferred to the . An initial memory window is 5.6 V, and it is 4.8 V at a room temperature (RT: 25°C) and 4.3 V at 85°C after extrapolation of 10 years data retention. A small charge loss of ~14% at RT (~23% at 85°C) is observed after 10 years of retention time. A small charge loss and large memory window of the nanocrystal memory capacitors under a small program/erase voltage of ±5 V are due to both the deep-level charge trap in the nanocrystals and the thicker (~5 nm) tunneling oxide layer at a PDA of 1000°C, which is very useful for future nanoscale nonvolatile memory applications.
The metal nanocrystals in n–Si/SiO2/Hf-silicate/HfO2//Al2O3/Pt capacitors with different annealing temperatures from 850–1000°C have been investigated by using HRTEM, EDX, and XPS measurements. An average diameter of the metal nanocrystals increases from 7–11.5 nm and the density decreases from 1.5 − 0.7 × 1012 cm−2 with increasing PDA temperatures from 850°C to 1000°C, due to agglomeration of multiple nanocrystals. The isolated nanocrystals are observed by plane-view TEM images. Due to the diffusion of the Si and Hf atoms at the HfO2/SiO2 interface during the annealing process, the Hf-silicate layer is confirmed by both XPS and electrical measurements. The metal nanocrystals with a high-density (>1 × 1012/cm2), large memory window (>5 V) at a small gate voltage operation (<5 V), and a small EOT (~9.0 nm) are obtained. A good endurance of ~106 cycles and a large memory window of ~4.3 V with a small charge loss of ~23% at 85°C after extrapolation of 10-year data retention are obtained, which can be useful in future low voltage operated nanoscale nonvolatile memories.
The authors are grateful to the Electro-Optical Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan for their generous support of the research. This work was generously supported by National Science Council (NSC) of Taiwan under Contract no. NSC-97-2221-E-182-051-MY3.
“Non-volatile memory technology requirements—near-term years,” in International Technology Roadmap for Semiconductors (ITRS), 2009.View at: Google Scholar
S.-M. Yang, C.-H. Cheng, J.-J. Hung, and T.-F. Lei, “Nonvolatile flash memory devices using CeO2 nanocrystal trapping layer for two-bit per cell applications,” Japanese Journal of Applied Physics, vol. 46, no. 6A, pp. 3291–3295, 2007.View at: Google Scholar
Z. Liu, C. Lee, V. Narayanan, Z. Pei, G. Pei, and E. C. Kan, “Metal nanocrystal memories, part II: device characteristics,” IEEE Transactions on Electron Devices, vol. 49, no. 9, pp. 1614–1622, 2002.View at: Google Scholar
H. Kim, S. Woo, and H. Kim, “Pt nanocrystals embedded in remote plasma atomic-layer-deposited HfO2 for nonvolatile memory devices,” Electrochemical and Solid-State Letters, vol. 12, no. 4, pp. H92–H94, 2009.View at: Google Scholar
Y.-S. Lo, K.-C. Liu, J.-Y. Wu, C.-H. Hou, and T.-B. Wu, “Bandgap engineering of tunnel oxide with multistacked layers of Al2O3/HfO2/SiO2 for Au-nanocrystal memory application,” Applied Physics Letters, vol. 93, no. 13, article 132907, 3 pages, 2008.View at: Google Scholar
S. Maikap, P. J. Tzeng, H. Y. Lee et al., “Physical and electrical characteristics of atomic layer deposited TiN nanocrystal memory capacitors,” Applied Physics Letters, vol. 91, no. 4, Article ID 043114, 2007.View at: Google Scholar
S. Choi, Y.-K. Cha, B.-S. Seo et al., “Atomic-layer deposited IrO2 nanodots for charge-trap flash-memory devices,” Journal of Physics D, vol. 40, no. 5, Article ID 1426, 2007.View at: Google Scholar
M. Zhang, W. Chen, and S.-J. Ding, “Physical and electrical characterization of atomic-layer-deposited Ru nanocrystals embedded into Al2O3 for memory applications,” Journal of Physics D, vol. 41, no. 3, Article ID 032007, 2008.View at: Google Scholar
Y. Kaga, Y. Abe, H. Yanagisawa, M. Kawamura, and K. Sasaki, “Ru and RuO2 thin films by XPS,” Surface Science Spectra, vol. 6, no. 1, pp. 68–74, 1999.View at: Google Scholar
P.-J. Tzeng, S. Maikap, P.-S. Chen, Y.-W. Chou, C.-S. Liang, and L.-S. Lee, “Physical and reliability characteristics of Hf-based gate dielectrics on strained-Si1-xGex MOS devices,” IEEE Transactions on Device and Materials Reliability, vol. 5, no. 2, pp. 168–176, 2005.View at: Publisher Site | Google Scholar
S. M. Sze and K. K. Ng, Physics of Semiconductore Devices, Wiley-Interscience, 2007.
S. Maikap, H. Y. Lee, T.-Y. Wang et al., “Charge trapping characteristics of atomic-layer-deposited HfO2 films with Al2O3 as a blocking oxide for high-density non-volatile memory device applications,” Semiconductor Science and Technology, vol. 22, no. 8, pp. 884–889, 2007.View at: Publisher Site | Google Scholar
S. R. Summerfelt, H. R. Beratan, and B. E. Gnade, “High-dielectric-constant material electrodes comprising thin ruthenium dioxide layers,” United States Patent 5619393, 1997.View at: Google Scholar