Table of Contents Author Guidelines Submit a Manuscript
Journal of Nanomaterials
Volume 2012, Article ID 242459, 8 pages
http://dx.doi.org/10.1155/2012/242459
Research Article

Robustness Comparison of Emerging Devices for Portable Applications

1Department of Electronics and Telecommunication Engineering, P.D.V.V.P College of Engineering, Ahmednagar 414 111, India
2Department of Electronics Engineering, AMU, Aligarh, India
3Vishwabharati Acadmey's COE, Sarola Baddi, Ahmednagar, India

Received 4 October 2011; Accepted 15 November 2011

Academic Editor: Christian Brosseau

Copyright © 2012 S. D. Pable et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. H. Soeleman, K. Roy, and B. C. Paul, “Robust subthreshold logic for ultra-low power operation,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 9, no. 1, pp. 90–98, 2001. View at Google Scholar
  2. S. K. Gupta, A. Raychowdhury, and K. Roy, “Digital computation in subthreshold region for ultralow-power operation: a device-circuit-architecture codesign perspective,” Proceedings of the IEEE, vol. 98, no. 2, pp. 160–190, 2010. View at Publisher · View at Google Scholar · View at Scopus
  3. A. Wang, B. H. Calhoun, and A. P. Chandrakasan, Sub-Threshold Design for Ultra Low-Power Systems, Springer, New York, NY, USA, 1st edition, 2006.
  4. B. H. Calhoun, J. F. Ryan, S. Khanna, M. Putic, and J. Lach, “Flexible circuits and architectures for ultralow power,” Proceedings of the IEEE, vol. 98, no. 2, pp. 167–282, 2010. View at Publisher · View at Google Scholar · View at Scopus
  5. http://www.eas.asu.edu/ptm/.
  6. M. Dragoman and D. Dragoman, Nano Electronics-Principles and Devices, Artech House, Boston, London, 2nd edition, 2010.
  7. J. J. Kim and K. Roy, “Double gate-MOSFET subthreshold circuit for ultralow power applications,” IEEE Transactions on Electron Devices, vol. 51, no. 9, pp. 1468–1473, 2004. View at Publisher · View at Google Scholar · View at Scopus
  8. H. Soeleman, M. Seok, D. Sylvester, and D. Blaauw, “Nanometer device scaling in subthreshold logic and SRAM,” IEEE Transactions on Electron Devices, vol. 55, no. 1, pp. 175–185, 2008. View at Publisher · View at Google Scholar
  9. S. D. Pable and M. Hasan, “High speed interconnect through device optimization for subthreshold FPGA,” Microelectronics Journal, vol. 42, no. 3, pp. 545–552, 2011. View at Publisher · View at Google Scholar
  10. W. Zhao and Y. Cao, “Predictive technology model for nano-CMOS design exploration,” ACM Journal on Emerging Technologies in Computing Systems, vol. 3, no. 1, pp. 1–17, 2007. View at Google Scholar
  11. H. T. Stephen, P. Xuan, J. Bokor, and H. Chenming, “Comparison of short-channel effect and offstate leakage in symmetric vs. asymmetric double gate MOSFET,” in Proceedings of the IEEE International SOI Conference Proceedings, pp. 30–31.
  12. R. Vaddi, S. Dasgupta, and R. P. Agarwal, “Robustness comparison of DG FinFETs with symmetric, asymmetric, tied and independent gate options with circuit co-design for ultra low power subthreshold logic,” Microelectronics Journal, vol. 41, no. 4, pp. 195–211, 2010. View at Publisher · View at Google Scholar · View at Scopus
  13. J. Deng and A. Wang, “A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—part I: model of the intrinsic channel region,” IEEE Transactions on Electron Devices, vol. 54, no. 12, pp. 3186–3194, 2007. View at Publisher · View at Google Scholar · View at Scopus
  14. S. Frégonèse, C. Maneux, and T. Zimmer, “Implementation of tunneling phenomena in a CNTFET compact model,” IEEE Transactions on Electron Devices, vol. 56, no. 10, pp. 2224–2231, 2009. View at Publisher · View at Google Scholar · View at Scopus
  15. H. S. P. Wong, J. Deng, A. Hazeghi, T. Krishnamohan, and G. C. Wan, “Carbon nanotube transistor circuits-models and tools for design and performance optimization,” in Proceedings of the International Conference on Computer-Aided Design (ICCAD '06), pp. 651–654, November 2006. View at Publisher · View at Google Scholar · View at Scopus
  16. N. Patil, J. Deng, S. Mitra, and P. H. S. Wong, “Circuit-level performance benchmarking and scalability analysis of carbon nanotube transistor circuits,” IEEE Transactions on Nanotechnology, vol. 8, no. 1, pp. 37–45, 2009. View at Publisher · View at Google Scholar · View at Scopus
  17. R. Vaddi, S. Dasgupta, and R. P. Agarwal, “Device and circuit co-design robustness studies in the subthreshold logic for ultralow-power applications for 32 nm CMOS,” IEEE Transactions on Electron Devices, vol. 7, no. 3, pp. 654–664, 2010. View at Google Scholar
  18. B. C. Paul, S. Fujita, M. Okajima, and T. Lee, “Impact of geometry-dependent parasitic capacitances on the performance of CNFET circuits,” IEEE Electron Device Letters, vol. 27, no. 5, pp. 380–382, 2006. View at Publisher · View at Google Scholar · View at Scopus