Interface Study on Amorphous Indium Gallium Zinc Oxide Thin Film Transistors Using High-k Gate Dielectric Materials

Figure 4

Mechanisms of positive and negative gate voltage stress.