Journal of Nanotechnology / 2012 / Article / Fig 17

Review Article

Vertical Silicon Nanowire Platform for Low Power Electronics and Clean Energy Applications

Figure 17

Schematic of 3D multilevel stacked NAND using JL-SONOS as building blocks.
492121.fig.0017a
(a)
492121.fig.0017b
(b)

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.