Table of Contents Author Guidelines Submit a Manuscript
Journal of Nanotechnology
Volume 2018 (2018), Article ID 2934268, 6 pages
Research Article

A Glitch-Free Novel DET-FF in 22 nm CMOS for Low-Power Application

1College of Engineering and Technology, Mody University of Science and Technology, Lakshmangarh, Sikar, Rajasthan 332311, India
2NSHM Knowledge Campus, Durgapur, West Bengal, India

Correspondence should be addressed to Sumitra Singar; moc.liamg@ragnis8891artimus

Received 21 November 2017; Accepted 4 February 2018; Published 29 March 2018

Academic Editor: Marco Rossi

Copyright © 2018 Sumitra Singar et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.


Dual edge triggered (DET) techniques are most liked choice for the researchers in the field of digital VLSI design because of its high-performance and low-power consumption standard. Dual edge triggered techniques give the similar throughput at half of the clock frequency as compared to the single edge triggered (SET) techniques. Dual edge triggered techniques can reduce the 50% power consumption and increase the total system power savings. The low-power glitch-free novel dual edge triggered flip-flop (DET-FF) design is proposed in this paper. Still now, existing DET-FF designs are constructed by using either C-element circuit or 1P-2N structure or 2P-1N structure, but the proposed novel design is designed by using the combination of C-element circuit and 2P-1N structure. In this design, if any glitch affects one of the structures, then it is nullified by the other structure. To control the input loading, the two circuits are merged to share the transistors connected to the input. In the proposed design, we have used an internal dual feedback structure. The proposed design reduces the delay and power consumption and increases the speed and efficiency of the system.