Table of Contents Author Guidelines Submit a Manuscript
Journal of Nanotechnology
Volume 2018, Article ID 2934268, 6 pages
https://doi.org/10.1155/2018/2934268
Research Article

A Glitch-Free Novel DET-FF in 22 nm CMOS for Low-Power Application

1College of Engineering and Technology, Mody University of Science and Technology, Lakshmangarh, Sikar, Rajasthan 332311, India
2NSHM Knowledge Campus, Durgapur, West Bengal, India

Correspondence should be addressed to Sumitra Singar; moc.liamg@ragnis8891artimus

Received 21 November 2017; Accepted 4 February 2018; Published 29 March 2018

Academic Editor: Marco Rossi

Copyright © 2018 Sumitra Singar et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. C.-M. Hsieh, P.C. Murley, and R. R. O’Brien, “Collection of charge from alpha-particle tracks in silicon devices,” IEEE Transactions on Electron Devices, vol. 30, no. 6, pp. 686–693, 1983. View at Publisher · View at Google Scholar · View at Scopus
  2. R. C. Baumann, “Soft errors in advanced semiconductor devices-part I: the three radiation sources,” IEEE Transactions on Device and Materials Reliability, vol. 1, no. 1, pp. 17–22, 2001. View at Publisher · View at Google Scholar · View at Scopus
  3. L. Benini, M. Favalli, and B. Ricco, “Analysis of hazard contribution to power consumption in CMOS IC’s,” in Proceedings of the International Workshop on Low Power Design, pp. 27–32, Napa, CA, USA, April 1994.
  4. R. G. Dreslinski, M. Wieckowski, D. Blaauw, D. Sylvester, and T. Mudge, “Near-threshold computing: reclaiming Moore’s law through energy efficient integrated circuits,” Proceedings of the IEEE, vol. 98, no. 2, pp. 253–266, 2010. View at Publisher · View at Google Scholar · View at Scopus
  5. H. Kawaguchi and T. Sakurai, “A reduced clock-swing flip-flop (RCSFF) for 63% power reduction,” IEEE Journal of Solid-State Circuits, vol. 33, no. 5, pp. 807–811, 1998. View at Publisher · View at Google Scholar · View at Scopus
  6. Y. Yuan and C. Svensson, “High-speed CMOS circuit technique,” IEEE Journal of Solid-State Circuits, vol. 24, no. 1, pp. 62–70, 1989. View at Publisher · View at Google Scholar · View at Scopus
  7. M. Alioto, E. Consoli, and G. Palumbo, “DET FF topologies: a detailed investigation in the energy-delay-area domain,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), pp. 563–566, Rio de Janeiro, Brazil, May 2011.
  8. N. Nedovic and V. G. Oklobdzija, “Dual-edge triggered storage elements and clocking strategy for low-power systems,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 5, pp. 577–590, 2005. View at Publisher · View at Google Scholar · View at Scopus
  9. A. G. M. Strollo, E. Napoli, and C. Cimino, “Analysis of power dissipation in double edge-triggered flip-flops,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 8, no. 5, pp. 624–629, 2000. View at Publisher · View at Google Scholar · View at Scopus
  10. S. V. Devarapalli, P. Zarkesh-Ha, and S. C. Suddarth, “A robust and low power dual data rate (DDR) flip-flop using C-elements,” in Proceedings of the 11th International Symposium on Quality Electronic Design, IEEE, 978-1-4244-6455-5/10, pp. 147–150, San Jose, CA, USA, March 2010.
  11. A. Bonetti, A. Teman, and A. Burg, “An overlap-contention free true-single- phase clock dual-edge-triggered flip-flop,” in Proceedings IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1850–1853, Lisbon, Portugal, May 2015.
  12. S. Lapshev and S. M. R. Hasan, “New low glitch and low power DET flip-flops using multiple C-elements,” IEEE Transactions on Circuits and Systems, vol. 63, no. 10, pp. 1673–1681, 2016. View at Publisher · View at Google Scholar · View at Scopus
  13. A. K. Pudi N S and M. S. Baghini, “Robust soft error tolerant CMOS latch configurations,” IEEE Transactions on Computers, vol. 65, no. 9, pp. 2820–2834, 2016. View at Publisher · View at Google Scholar · View at Scopus
  14. D. E. Muller, “Theory of asynchronous circuits,” Digital Computer Lab, University Illinois at Urbana-Champaign, Champaign, IL, USA, 1955, Internal Rep. no. 66report. View at Google Scholar
  15. “Berkeley predictive technology model,” 2016, http://www.ptm.asu.edu/∼PTM/.