Table of Contents Author Guidelines Submit a Manuscript
Journal of Optimization
Volume 2017, Article ID 8624021, 11 pages
https://doi.org/10.1155/2017/8624021
Research Article

Power and Execution Time Optimization through Hardware Software Partitioning Algorithm for Core Based Embedded System

1Laboratory of Electronic and Microelectronic, Faculty of Sciences at Monastir, University of Monastir, 5000 Monastir, Tunisia
2Networked Objects Control & Communication Systems Laboratory, National Engineering School of Sousse, BP 264, Sousse Erriadh, 4023 Sousse, Tunisia

Correspondence should be addressed to Siwar Ben Haj Hassine; moc.liamg@enissah.jah.rawis

Received 18 August 2016; Revised 8 January 2017; Accepted 24 January 2017; Published 19 February 2017

Academic Editor: Manlio Gaudioso

Copyright © 2017 Siwar Ben Haj Hassine et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. Z. Hadi Esmaeil, E. Blem, R. A. Amant, K. Sankaralingam, and D. Burger, “Dark silicon and the end of multicore scaling,” in Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA '11), pp. 365–376, ACM, San Jose, Calif, USA, June 2011.
  2. N. Hardavellas, M. Ferdman, B. Falsafi, and A. Ailamaki, “Toward dark silicon in servers,” IEEE Micro, vol. 31, no. 4, pp. 6–15, 2011. View at Publisher · View at Google Scholar · View at Scopus
  3. M. B. Taylor, “Is dark silicon useful?: harnessing the four horsemen of the coming dark silicon apocalypse,” in Proceedings of the 49th Annual Design Automation Conference (DAC '12), pp. 1131–1136, ACM, San Francisco, Calif, USA, June 2012. View at Publisher · View at Google Scholar · View at Scopus
  4. Silicon Laboratories, http://www.silabs.com/Pages/default.aspx.
  5. Lawrence Berkeley National Laboratory (Berkeley Lab), http://www.lbl.gov/.
  6. T. Yen and W. Wolf, Hardware-Software Co-Synthesis of Distributed Embedded Systems, Springer US, Boston, Mass, USA, 1996. View at Publisher · View at Google Scholar
  7. J. Staunstrup and W. Wo, Hardware/Software Co-Design: Principles and Practice, October 1997, https://books.google.tn/books?hl=fr&lr=&id=yKXzBwAAQBAJ&oi=fnd&pg=PR16&dq=Hardware/Software+Co-Design:+Principles+and+Practice&ots=FFzq9utmwi&sig=TiLf_EKndx8SU_Ffg6Hx32teqBw&redir_esc=y#v=onepage&q=Hardware%2FSoftware%20Co-Design%3A%20Principles%20and%20Practice&f=false.
  8. F. Cloute, J.-N. Contensou, D. Esteve, P. Pampagnin, P. Pons, and Y. Favard, “Hardware/software co-design of an avionics communication protocol interface system: an industrial case study,” in Proceedings of the 7th International Conference on Hardware/Software Codesign (CODES '99), pp. 48–52, Rome, Italy, May 1999. View at Scopus
  9. B. Mei, P. Schaumont, and S. Vernalde, “A hardware/software partitioning and scheduling algorithm for dynamically reconfigurable embedded systems,” in Proceedings of the 11th IEEE Program for Research on Integrated Systems and Circuits, Veldhoven, The Netherlands, 2000.
  10. S. Dimassi, M. Jemai, B. Ouni, and A. Mtibaa, “Hardware-software partitioning algorithm based on binary search trees and genetic algorithm to optimize logic area for SOPC,” Journal of Theoretical & Applied Information Technology, vol. 66, no. 3, pp. 788–794, 2014. View at Google Scholar · View at Scopus
  11. M. Jemai, S. Dimassi, B. Ouni, and A. Mtibaa, “Optimization of logic area for System on Programmable Chip based on hardwaresoftware partitioning,” in Proceedings of the International Conference on Embedded Systems and Applications (ICESA '14), Hammamet, Tunisia, March 2014.
  12. J. Teich, “Hardware/software codesign: the past, the present, and predicting the future,” Proceedings of the IEEE, vol. 100, pp. 1411–1430, 2012. View at Publisher · View at Google Scholar · View at Scopus
  13. P. Arató, Z. Á. Mann, and A. Orbán, “Algorithmic aspects of hardware/software partitioning,” ACM Transactions on Design Automation of Electronic Systems, vol. 10, no. 1, pp. 136–156, 2005. View at Publisher · View at Google Scholar · View at Scopus
  14. W. Jigang, T. Srikanthan, and G. Chen, “Algorithmic aspects of hardware/software partitioning: 1D search algorithms,” Institute of Electrical and Electronics Engineers. Transactions on Computers, vol. 59, no. 4, pp. 532–544, 2009. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  15. K. S. Chatha and R. Vemuri, “Hardware-software partitioning and pipelined scheduling of transformative applications,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 10, no. 3, pp. 193–208, 2002. View at Publisher · View at Google Scholar · View at Scopus
  16. J. Wu and T. Srikanthan, “Low-complex dynamic programming algorithm for hardware/software partitioning,” Information Processing Letters, vol. 98, no. 2, pp. 41–46, 2006. View at Publisher · View at Google Scholar · View at Zentralblatt MATH · View at Scopus
  17. S. Banerjee, E. Bozorgzadeh, and N. D. Dutt, “Integrating physical constraints in HW-SW partitioning for architectures with partial dynamic reconfiguration,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 11, pp. 1189–1202, 2006. View at Publisher · View at Google Scholar · View at Scopus
  18. K. Anil and C. H. Shampa, “Design optimization using genetic algorithm and cuckoo search,” in Proceedings of the IEEE International Conference on Electro/Information Technology (EIT '11), pp. 1–5, IEEE, 2011.
  19. J. Wu, P. Wang, S.-K. Lam, and T. Srikanthan, “Efficient heuristic and tabu search for hardware/software partitioning,” The Journal of Supercomputing, vol. 66, no. 1, pp. 118–134, 2013. View at Publisher · View at Google Scholar · View at Scopus
  20. J. Wu, T. Srikanthan, and T. Lei, “Efficient heuristic algorithms for path-based hardware/software partitioning,” Mathematical and Computer Modelling, vol. 51, no. 7-8, pp. 974–984, 2010. View at Publisher · View at Google Scholar · View at Zentralblatt MATH · View at Scopus
  21. Y. Jing, J. Kuang, J. Du, and B. Hu, “Application of improved simulated annealing optimization algorithms in hardware/software partitioning of the reconfigurable system-on-chip,” in Parallel Computational Fluid Dynamics: 25th International Conference, ParCFD 2013, Changsha, China, May 20–24, 2013. Revised Selected Papers, vol. 405 of Communications in Computer and Information Science, pp. 532–540, Springer, Berlin, Germany, 2014. View at Publisher · View at Google Scholar
  22. S.-A. Li, C.-C. Hsu, C.-C. Wong, and C.-J. Yu, “Hardware/software co-design for particle swarm optimization algorithm,” Information Sciences, vol. 181, no. 20, pp. 4582–4596, 2011. View at Publisher · View at Google Scholar · View at Scopus
  23. J. Wu, T. Srikanthan, and G. Chen, “Algorithmic aspects of hardware/software partitioning: 1D search algorithms,” IEEE Transactions on Computers, vol. 59, no. 4, pp. 532–544, 2010. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  24. T. He and Y. Guo, “Power consumption optimization and delay based on ant colony algorithm in network-on-chip,” Engineering Review, vol. 33, no. 3, pp. 219–225, 2013. View at Google Scholar · View at Scopus
  25. Y.-D. Zhang, L.-N. Wu, G. Wei, H.-Q. Wu, and Y.-L. Guo, “Hardware/software partition using adaptive ant colony algorithm,” Control and Decision, vol. 24, no. 9, pp. 1385–1389, 2009. View at Google Scholar · View at Scopus
  26. T. Zhang, X. Zhao, Y.-K. Yu et al., “Reserch on hardware/software partitioning method of improved shuffled frog leaping algorithm,” Journal of Signal Processing, vol. 9, article 003, 2015. View at Google Scholar
  27. G. Lin, “An iterative greedy algorithm for hardware/software partitioning,” in Proceedings of the 9th International Conference on Natural Computation (ICNC '13), pp. 777–781, IEEE, Shenyang, China, July 2013. View at Publisher · View at Google Scholar · View at Scopus
  28. G. Li, J. Feng, C. Wang, and J. Wang, “Hardware/software partitioning algorithm based on the combination of genetic algorithm and Tabu search,” Engineering Review, vol. 34, no. 2, pp. 151–160, 2014. View at Google Scholar · View at Scopus
  29. T. Eimuri and S. Salehi, “Using DPSO and B&B algorithms for Hardware/Software partitioning in co-design,” in Proceedings of the 2nd International Conference on Computer Research and Development (ICCRD '10), pp. 416–420, May 2010. View at Publisher · View at Google Scholar · View at Scopus
  30. H. Han, W. Liu, W. Jigang, and G. Jiang, “Efficient algorithm for hardware/software partitioning and scheduling on MPSoC,” Journal of Computers (Finland), vol. 8, no. 1, pp. 61–68, 2013. View at Publisher · View at Google Scholar · View at Scopus
  31. M. Mehendale, S. Das, M. Sharma et al., “A true multistandard, programmable, low-power, full HD video-codec engine for smartphone SoC,” in Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC '12), pp. 226–228, San Francisco, Calif, USA, February 2012.
  32. J. Henkel, “Low power hardware/software partitioning approach for core-based embedded systems,” in Proceedings of the 36th Annual Design Automation Conference (DAC '99), pp. 122–127, New Orleans, La, USA, June 1999. View at Scopus
  33. F. Kriebel, S. Rehman, D. Sun, M. Shafique, and J. Henkel, “ASER: adaptive soft error resilience for reliability-heterogeneous processors in the dark silicon era,” in Proceedings of the 51st Annual Design Automation Conference (DAC '14), ACM, San Francisco, Calif, USA, June 2014. View at Publisher · View at Google Scholar · View at Scopus
  34. B. Raghunathan, Y. Turakhia, S. Garg, and D. Marculescu, “Cherry-picking: exploiting process variations in dark-silicon homogeneous chip multi-processors,” in Proceedings of the 16th Design, Automation and Test in Europe Conference and Exhibition (DATE '13), pp. 39–44, EDA Consortium, Grenoble, France, March 2013. View at Scopus
  35. M. Shafique, S. Garg, J. Henkel, and D. Marculescu, “The EDA challenges in the dark silicon era,” in Proceedings of the 51st Annual Design Automation Conference (DAC '14), San Francisco, Calif, USA, June 2014. View at Publisher · View at Google Scholar · View at Scopus
  36. J. Henkel, L. Bauer, N. Dutt et al., “Reliable on-chip systems in the nano-era: lessons learnt and future trends,” in Proceedings of the 50th Annual Design Automation Conference (DAC '13), ACM, Austin, Tex, USA, June 2013. View at Publisher · View at Google Scholar · View at Scopus
  37. J. Henkel, L. Bauer, H. Zhang, S. Rehman, and M. Shafique, “Multi-layer dependability: from microarchitecture to application level,” in Proceedings of the 51st Annual Design Automation Conference (DAC '14), San Francisco, Calif, USA, June 2014. View at Publisher · View at Google Scholar · View at Scopus
  38. H. Kaul, M. Anders, S. Hsu, A. Agarwal, R. Krishnamurthy, and S. Borkar, “Near-threshold voltage (NTV) design: opportunities and challenges,” in Proceedings of the 49th Annual Design Automation Conference (DAC '12), pp. 1153–1158, San Francisco, Calif, USA, June 2012. View at Publisher · View at Google Scholar · View at Scopus
  39. J. Cong, M. A. Ghodrat, M. Gill, B. Grigorian, and G. Reinman, “Architecture support for accelerator-rich CMPs,” in Proceedings of the 49th Annual Design Automation Conference (DAC '12), pp. 843–849, ACM, San Francisco, Calif, USA, June 2012. View at Publisher · View at Google Scholar · View at Scopus
  40. M. J. Lyons, M. Hempstead, G.-Y. Wei, and D. Brooks, “The accelerator store: a shared memory framework for accelerator-based systems,” Transactions on Architecture and Code Optimization, vol. 8, no. 4, article no. 48, 2012. View at Publisher · View at Google Scholar · View at Scopus
  41. J. Allred, S. Roy, and K. Chakraborty, “Designing for dark silicon: a methodological perspective on energy efficient systems,” in Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED '12), pp. 255–260, Redondo Beach, Calif, USA, August 2012. View at Publisher · View at Google Scholar · View at Scopus
  42. H. Esmaeilzadeh, E. Blem, R. St. Amant, K. Sankaralingam, and D. Burger, “Dark silicon and the end of multicore scaling,” in Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA '11), pp. 365–376, San Jose, Calif, USA, June 2011. View at Publisher · View at Google Scholar
  43. Y. Turakhia, B. Raghunathan, S. Garg, and D. Marculescu, “HaDeS: architectural synthesis for heterogeneous dark silicon chip multi-processors,” in Proceedings of the 50th Annual Design Automation Conference (DAC '13), Austin, Tex, USA, June 2013. View at Publisher · View at Google Scholar · View at Scopus
  44. M. Shafique, S. Garg, T. Mitra, S. Parameswaran, and J. Henkel, “Dark silicon as a challenge for hardware/software co-design,” in Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES '14), ACM, New Delhi, India, October 2014. View at Publisher · View at Google Scholar · View at Scopus
  45. D. Diamantopoulos, S. Xydis, K. Siozios, and D. Soudris, “Mitigating memory-induced dark silicon in many-accelerator architectures,” IEEE Computer Architecture Letters, vol. 14, no. 2, pp. 136–139, 2015. View at Publisher · View at Google Scholar · View at Scopus
  46. P. Mantovani, E. G. Cota, K. Tien et al., “An FPGA-based infrastructure for fine-grained DVFS analysis in high-performance embedded systems,” in Proceedings of the 53rd Annual ACM IEEE Design Automation Conference (DAC '16), Austin, Tex, USA, June 2016. View at Publisher · View at Google Scholar · View at Scopus
  47. P. V. Knudsen and J. Madsen, “PACE: a dynamic programming algorithm for hardware/software partitioning,” in Proceedings of the 4th International Workshop on Hardware/Software Co-Design (Codes/CASHE '96), pp. 85–92, IEEE, Pittsburgh, PA, USA, March 1996. View at Scopus
  48. G. Stitt, F. Vahid, G. McGregor, and B. Einloth, “Hardware/software partitioning of software binaries: a case study of H. 264 decoder,” in Proceedings of the IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis, pp. 285–290, New York, NY, USA, 2005.
  49. J. R. Armstrong and P. J. M. B. Adhipathi Jr., “Model and synthesis directed task assignment for systems on a chip,” in Proceedings of the 15th International Conference on Parallel and Distributed Computing Systems, pp. 472–475, Cambridge, Mass, USA, 2002.
  50. K. K. Parhi and T. Nishitami, Digital Signal Processing for Multimedia Systems, CRC Press, Boca Raton, Fla, USA, 1999.
  51. R. Ayadi, B. Ouni, and A. Mtibaa, “A partitioning methodology that optimizes the communication cost for reconfigurable computing systems,” International Journal of Automation and Computing, vol. 9, no. 3, pp. 280–287, 2012. View at Publisher · View at Google Scholar · View at Scopus
  52. M. Jemai, S. Dimassi, B. Ouni et al., “Combined partitioning hardware-software algorithms,” International Journal of Computer Applications, vol. 119, no. 4, pp. 11–15, 2015. View at Google Scholar
  53. B. C. Sahoo, Design and power estimation of booth multiplier using different adder architectures [Ph.D. thesis], National Institute of Technology, Rourkela, India, 2013.
  54. B. A. B. Sarif, M. Pourazad, P. Nasiopoulos, and V. C. M. Leung, “A study on the power consumption of H.264/AVC-based video sensor network,” International Journal of Distributed Sensor Networks, vol. 2015, Article ID 304787, 10 pages, 2015. View at Publisher · View at Google Scholar · View at Scopus
  55. S. Banerjee, E. Bozorgzadeh, and N. Dutt, “Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration,” in Proceedings of the 42nd Design Automation Conference (DAC '05), pp. 335–340, ACM, Anaheim, Calif, USA, June 2005. View at Scopus