CMOS Image Sensor with On-Chip Image Compression:  A Review and Performance Analysis

<table>Architecture of the proposed DPS array with on-chip image compression processing proposed in [<a href="/journals/js/2010/920693/#B86">86</a>]. The overall sensor array is operated in the integration phase and the readout phase.</table>

Journal of Sensors

fig11

Figure 11

Figure 11: CMOS Image Sensor with On-Chip Image Compression:  A Review and Performance Analysis 