A Tile-Based EGPU with a Fused Universal Processing Engine and Graphics Coprocessor Cluster

Figure 5

Tile mechanism. Left: architecture of the TC; right: TC tiling.