636878.fig.008
Figure 8: Maximum absolute interstory drifts for maximum and minimum state delays (controller sampling time 40 ms).