736529.fig.005
Figure 5: The circuit implementation of the model.