Table of Contents Author Guidelines Submit a Manuscript
Mathematical Problems in Engineering
Volume 2012, Article ID 784270, 12 pages
http://dx.doi.org/10.1155/2012/784270
Research Article

Difference-Equation-Based Digital Frequency Synthesizer

1Department of Electrical Engineering, National Central University, Chungli 320-01, Taiwan
2Department of Electronics Engineering, Chung Hua University, Hsinchu 300-12, Taiwan
3Department of Computer Science and Information Enginnering, National United University, Miaoli 360-03, Taiwan

Received 9 February 2012; Accepted 2 March 2012

Academic Editor: Ming Li

Copyright © 2012 Lu-Ting Ko et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. W. Chen, V. Pouget, H. J. Barnaby et al., “Investigation of single-event transients in voltage-controlled oscillators,” IEEE Transactions on Nuclear Science, vol. 50, no. 6, pp. 2081–2087, 2003. View at Publisher · View at Google Scholar · View at Scopus
  2. F. M. Gardner, Phaselock Techniques, Wiley, New York, NY, USA, 3rd edition, 2005.
  3. J. Y. Chang, C. W. Fan, C. F. Liang, and S. I. Liu, “A single-PLL UWB frequency synthesizer using multiphase coupled ring oscillator and current-reused multiplier,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 56, no. 2, pp. 107–111, 2009. View at Publisher · View at Google Scholar · View at Scopus
  4. H. H. Chung, W. Chen, B. Bakkaloglu, H. J. Barnaby, B. Vermeire, and S. Kiaei, “Analysis of single events effects on monolithic PLL frequency synthesizers,” IEEE Transactions on Nuclear Science, vol. 53, no. 6, pp. 3539–3543, 2006. View at Publisher · View at Google Scholar · View at Scopus
  5. T. Wu, P. K. Hanumolu, K. Mayaram, and U. K. Moon, “Method for a constant loop bandwidth in LC-VCO PLL frequency synthesizers,” IEEE Journal of Solid-State Circuits, vol. 44, no. 2, pp. 427–435, 2009. View at Publisher · View at Google Scholar · View at Scopus
  6. R. B. Staszewski, “State-of-the-art and future directions of high-performance all-digital frequency synthesis in nanometer CMOS,” IEEE Transactions on Circuits and Systems. I. Regular Papers, vol. 58, no. 7, pp. 1497–1510, 2011. View at Publisher · View at Google Scholar
  7. M. Zanuso, P. Madoglio, S. Levantino, C. Samori, and A. L. Lacaita, “Time-to-digital converter for frequency synthesis based on a digital bang-bang DLL,” IEEE Transactions on Circuits and Systems. I. Regular Papers, vol. 57, no. 3, pp. 548–555, 2010. View at Publisher · View at Google Scholar
  8. R. B. Staszewski, S. Vemulapalli, P. Vallur, J. Wallberg, and P. T. Balsara, “1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 53, no. 3, pp. 220–224, 2006. View at Publisher · View at Google Scholar · View at Scopus
  9. J. Tierney, C. Rader, and B. Gold, “A digital frequency synthesizer,” IEEE Transactions on Audio and Electroacoustics, vol. 19, no. 1, pp. 48–57, 1971. View at Google Scholar
  10. A. Bonfanti, D. De Caro, A. D. Grasso, S. Pennisi, C. Samori, and A. G. M. Strollo, “A 2.5-GHz DDFS-PLL with 1.8-MHz bandwidth in 0.35-μm CMOS,” IEEE Journal of Solid-State Circuits, vol. 43, no. 6, pp. 1403–1413, 2008. View at Publisher · View at Google Scholar · View at Scopus
  11. D. De Caro, E. Napoli, and A. G. M. Strollo, “Direct digital frequency synthesizers with polynomial hyperfolding technique,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 51, no. 7, pp. 337–344, 2004. View at Publisher · View at Google Scholar · View at Scopus
  12. Y. H. Chen and Y. A. Chau, “A direct digital frequency synthesizer based on a new form of polynomial approximations,” IEEE Transactions on Consumer Electronics, vol. 56, no. 2, pp. 436–440, 2010. View at Publisher · View at Google Scholar · View at Scopus
  13. C. Y. Kang and E. E. Swartzlander, “Digit-pipelined direct digital frequency synthesis based on differential CORDIC,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 53, no. 5, pp. 1035–1044, 2006. View at Publisher · View at Google Scholar · View at Scopus
  14. D. De Caro, N. Petra, and A. G. M. Strollo, “High-performance special function unit for programmable 3-D graphics processors,” IEEE Transactions on Circuits and Systems. I. Regular Papers, vol. 56, no. 9, pp. 1968–1978, 2009. View at Publisher · View at Google Scholar
  15. D. Yang, F. F. Dai, W. Ni, S. Yin, and R. C. Jaeger, “Delta-sigma modulation for direct digital frequency synthesis,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 17, no. 6, pp. 793–802, 2009. View at Publisher · View at Google Scholar · View at Scopus
  16. T. Rapinoja, K. Stadius, L. Xu et al., “A digital frequency synthesizer for cognitive radio spectrum sensing applications,” IEEE Transactions on Microwave Theory and Techniques, vol. 58, no. 5, pp. 1339–1348, 2010. View at Publisher · View at Google Scholar · View at Scopus
  17. A. McEwan and S. Collins, “Direct digital-frequency synthesis by analog interpolation,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 53, no. 11, pp. 1294–1298, 2006. View at Publisher · View at Google Scholar · View at Scopus
  18. A. G. M. Strollo, D. De Caro, and N. Petra, “A 630 MHz, 76 mW direct digital frequency synthesizer using enhanced ROM compression technique,” IEEE Journal of Solid-State Circuits, vol. 42, no. 2, pp. 350–360, 2007. View at Publisher · View at Google Scholar · View at Scopus
  19. Y. D. Wu, C. M. Lai, C. C. Lee, and P. C. Huang, “A quantization error minimization method using DDS-DAC for wideband fractional-N frequency synthesizer,” IEEE Journal of Solid-State Circuits, vol. 45, no. 11, pp. 2283–2291, 2010. View at Publisher · View at Google Scholar · View at Scopus
  20. S. E. Turner, R. T. Chan, and J. T. Feng, “ROM-based direct digital synthesizer at 24 GHz clock frequency in InP DHBT technology,” IEEE Microwave and Wireless Components Letters, vol. 18, no. 8, pp. 566–568, 2008. View at Publisher · View at Google Scholar · View at Scopus
  21. T. Y. Sung, L. T. Ko, and H. C. Hsin, “Low-power and high-SFDR direct digital frequency synthesizer based on hybrid CORDIC algorithm,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '09), pp. 249–252, May 2009. View at Publisher · View at Google Scholar · View at Scopus
  22. T. Y. Sung, H. C. Hsin, and L. T. Ko, “High-SFDR and multiplierless direct digital frequency synthesizer,” WSEAS Transactions on Circuits and Systems, vol. 8, no. 6, pp. 455–464, 2009. View at Google Scholar · View at Scopus
  23. Y. J. Cao, Y. Wang, and T. Y. Sung, “A ROM-Less direct digital frequency synthesizer based on a scaling-free CORDIC algorithm,” in Proceedings of the 6th International Forum on Strategic Technology, pp. 1186–1189, Harbin, China, 2011.
  24. M. Li, “Approximating ideal filters by systems of fractional order,” Computational and Mathematical Methods in Medicine, vol. 2012, Article ID 365054, 6 pages, 2012. View at Google Scholar
  25. M. Li, S. C. Lim, and S. Chen, “Exact solution of impulse response to a class of fractional oscillators and its stability,” Mathematical Problems in Engineering, vol. 2011, Article ID 657839, 2011. View at Publisher · View at Google Scholar · View at Scopus
  26. M. Li, C. Cattani, and S. Y. Chen, “Viewing sea level by a one-dimensional random function with long memory,” Mathematical Problems in Engineering, vol. 2011, Article ID 654284, 13 pages, 2011. View at Publisher · View at Google Scholar · View at Scopus
  27. E. G. Bakhoum and C. Toma, “Specific mathematical aspects of dynamics generated by coherence functions,” Mathematical Problems in Engineering, vol. 2011, Article ID 436198, 10 pages, 2011. View at Publisher · View at Google Scholar · View at Scopus
  28. S. Y. Chen, J. Zhang, H. Zhang, N. M. Kwok, and Y. F. Li, “Intelligent lighting control for vision-based robotic manipulation,” IEEE Transactions on Industrial Electronics, vol. 59, no. 8, pp. 3254–3263, 2012. View at Google Scholar
  29. S. Y. Chen, H. Tong, and C. Cattani, “Markov models for image labeling,” Mathematical Problems in Engineering, vol. 2012, Article ID 814356, 18 pages, 2012. View at Publisher · View at Google Scholar
  30. Y. Song and B. Kim, “Quadrature direct digital frequency synthesizers using interpolation-based angle rotation,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 7, pp. 701–710, 2004. View at Publisher · View at Google Scholar · View at Scopus
  31. J. M. P. Langlois and D. Al-Khalili, “Novel approach to the design of direct digital frequency synthesizers based on linear interpolation,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 50, no. 9, pp. 567–578, 2003. View at Publisher · View at Google Scholar · View at Scopus
  32. D. De Caro, E. Napoli, and A. G. M. Strollo, “Direct digital frequency synthesizers with polynomial hyperfolding technique,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 51, no. 7, pp. 337–344, 2004. View at Publisher · View at Google Scholar · View at Scopus
  33. D. De Caro and A. G. M. Strollo, “High-performance direct digital frequency synthesizers using piecewise-polynomial approximation,” IEEE Transactions on Circuits and Systems. I. Regular Papers, vol. 52, no. 2, pp. 324–337, 2005. View at Publisher · View at Google Scholar
  34. B. D. Yang, J. H. Choi, S. H. Han, L. S. Kim, and H. K. Yu, “An 800-MHz low-power direct digital frequency synthesizer with an on-chip D/A converter,” IEEE Journal of Solid-State Circuits, vol. 39, no. 5, pp. 761–774, 2004. View at Publisher · View at Google Scholar · View at Scopus
  35. F. Curticapean and J. Niittylahti, “A hardware efficient direct digital frequency synthesizer,” in Proceedings of the IEEE International Conference Electronics, Circuits and Systems (ICECS '01), pp. 51–54, Malta, 2001.
  36. J. Volder, “The CORDIC trigonometric computing technique,” IRE Transactions on Electronic Computers, vol. 8, no. 3, pp. 330–334, 1959. View at Google Scholar
  37. J.S. Walther, “A unified algorithm for elementary functions,” in Proceedings of the Spring Joint Computer Conference (AFIPS '71), pp. 379–385, 1971.
  38. T. Y. Sung and H. C. Hsin, “Design and simulation of reusable IP CORDIC core for special-purpose processors,” IET Computers and Digital Techniques, vol. 1, no. 5, pp. 581–589, 2007. View at Publisher · View at Google Scholar · View at Scopus
  39. Y. H. Hu, “CORDIC-based VLSI architectures for digital signal processing,” IEEE Signal Processing Magazine, vol. 9, no. 3, pp. 16–35, 1992. View at Publisher · View at Google Scholar · View at Scopus
  40. SMIMS Technology Corp., http://www.smims.com.
  41. S. Palnitkar, Verilog HDL-A Guide to Digital Design and Synthesis, Prentice-Hall, 2nd edition, 2003.
  42. Xilinx FPGA products, 2011, http://www.xilinx.com/products/.