Critical Delays in Clock Distribution Circuits

Figure 2

𝜏_𝑐𝑋𝑇 following (19) and (20). One curve for each 𝑛.