Table of Contents Author Guidelines Submit a Manuscript
Mathematical Problems in Engineering
Volume 2013, Article ID 495207, 6 pages
http://dx.doi.org/10.1155/2013/495207
Research Article

Low-Cost Design of an FIR Filter by Using a Coefficient Mapping Method

Department of Electronic Engineering, National Kaohsiung First University of Science and Technology, Kaohsiung City 811, Taiwan

Received 14 September 2013; Accepted 9 October 2013

Academic Editor: Teen-Hang Meen

Copyright © 2013 Ming-Chih Chen and Hong-Yi Wu. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. R. Paško, P. Schaumont, V. Derudder, S. Vernalde, and D. Ďuračková, “A new algorithm for elimination of common subexpressions,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 1, pp. 58–68, 1999. View at Publisher · View at Google Scholar · View at Scopus
  2. R. M. Hewlitt and E. S. Swartzlander Jr., “Canonical signed digit representation for FIR digital filters,” in Proceedings of the IEEE Workshop on Signal Processing Systems (SIPS '00), pp. 416–426, October 2000. View at Scopus
  3. Y. Jang and S. Yang, “Low-power CSD linear phase FIR filter structure using vertical common sub-expression,” Electronics Letters, vol. 38, no. 15, pp. 777–779, 2002. View at Publisher · View at Google Scholar · View at Scopus
  4. A. P. Vinod, E. M.-K. Lai, A. B. Premkumar, and C. T. Lau, “FIR filter implementation by efficient sharing of horizontal and vertical common subexpressions,” Electronics Letters, vol. 39, no. 2, pp. 251–253, 2003. View at Publisher · View at Google Scholar · View at Scopus
  5. H. Choo, K. Muhammad, and K. Roy, “Complexity reduction of digital filters using shift inclusive differential coefficients,” IEEE Transactions on Signal Processing, vol. 52, no. 6, pp. 1760–1772, 2004. View at Publisher · View at Google Scholar · View at Scopus
  6. Y. Takahashi and M. Yokoyama, “New cost-effective VLSI implementation of multiplierless FIR filter using common subexpression elimination,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '05), pp. 1445–1448, May 2005. View at Publisher · View at Google Scholar · View at Scopus
  7. R. Mahesh and A. P. Vinod, “A new common subexpression elimination algorithm for realizing low-complexity higher order digital filters,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 2, pp. 217–229, 2008. View at Publisher · View at Google Scholar · View at Scopus
  8. K. Kato, Y. Takahashi, and T. Sekine, “A new horizontal and vertical common subexpression elimination method for multiple constant multiplication,” in Proceedings of the 16th IEEE International Conference on Electronics, Circuits and Systems (ICECS '09), pp. 124–127, December 2009. View at Publisher · View at Google Scholar · View at Scopus
  9. A. P. Vinod, E. Lai, D. L. Maskell, and P. K. Meher, “An improved common subexpression elimination method for reducing logic operators in FIR filter implementations without increasing logic depth,” Integration, the VLSI Journal, vol. 43, no. 1, pp. 124–135, 2010. View at Publisher · View at Google Scholar · View at Scopus
  10. C.-H. Chang and M. Faust, “On ‘a new common subexpression elimination algorithm for realizing low-complexity higher order digital filters’,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 29, no. 5, pp. 844–848, 2010. View at Publisher · View at Google Scholar · View at Scopus
  11. D. Shi and Y. J. Yu, “Design of linear phase FIR filters with high probability of achieving minimum number of adders,” IEEE Transactions on Circuits and Systems I, vol. 58, no. 1, pp. 126–136, 2011. View at Publisher · View at Google Scholar · View at Scopus
  12. A. Shahein, Q. Zhang, N. Lotze, and Y. Manoli, “A novel hybrid monotonic local search algorithm for FIR filter coefficients optimization,” IEEE Transactions on Circuits and Systems, vol. 59, no. 3, pp. 616–627, 2011. View at Publisher · View at Google Scholar · View at Scopus
  13. B. Y. Kong and I. C. Park, “FIR filter synthesis based on interleaved processing of coefficient generation and multiplier-block synthesis,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 31, no. 8, pp. 1169–1179, 2012. View at Google Scholar