Table of Contents Author Guidelines Submit a Manuscript
Mathematical Problems in Engineering
Volume 2013, Article ID 675161, 8 pages
http://dx.doi.org/10.1155/2013/675161
Research Article

Reconfigurable Architecture for Elliptic Curve Cryptography Using FPGA

Department of Electronics and Communication Engineering, PSNA College of Engineering and Technology, Dindigul-624 622, Tamil Nadu, India

Received 5 April 2013; Accepted 4 July 2013

Academic Editor: William Guo

Copyright © 2013 A. Kaleel Rahuman and G. Athisha. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. M. A. Bencherif, H. Bessalah, and A. Guessoum, “Reconfigurable elliptic curve crypto-hardware over the galois field GF(2163),” American Journal of Applied Sciences, vol. 6, no. 8, pp. 1596–1603, 2009. View at Publisher · View at Google Scholar · View at Scopus
  2. T. Wollinger, J. Guajardo, and C. Paar, “Security on FPGA: state of the art implementations and attacks,” ACM Transactions in Embedded Computing Systems, vol. 3, pp. 53–59, 2004. View at Google Scholar
  3. K. Sakiyama, L. Batina, B. Preneel, and I. Verbauwhede, “High-performance public-key cryptoprocessor for wireless mobile applications,” Mobile Networks and Applications, vol. 12, no. 4, pp. 245–258, 2007. View at Publisher · View at Google Scholar · View at Scopus
  4. C. Grabbe, M. Bednara, J. Teich, J. von zur Gathen, and J. Shokrollahi, “FPGA designs of parallel high performance GF(2233) multipliers,” in Proceedings of the 2003 IEEE International Symposium on Circuits and Systems, pp. 268–271, May 2003. View at Scopus
  5. S. Sutikno and A. Surya, “Architecture of F2(2N) multiplier for elliptic curves cryptosystem,” in Proceedings of the IEEE 2000 Internaitonal Symposium on Circuits and Systems, pp. 279–282, May 2000. View at Scopus
  6. G. Quan, J. P. Davis, S. Devarkal, and D. A. Buell, “High-level synthesis for large bit-width multipliers on FPGAs: a case study,” in Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, pp. 213–218, September 2005. View at Scopus
  7. F. Rodriguez-Henriquez, N. A. Saqib, A. Diaz-perez, and C. K. Koc, Cryptographic Algorithms on Reconfigurable Hardware, Springer, Berlin, Germany, 2006.
  8. Y. Dan, X. Zou, Z. Liu, Y. Han, and L. Yi, “High-performance hardware architecture of elliptic curve cryptography processor over GF(2163),” Journal of Zhejiang University, vol. 10, no. 2, pp. 301–310, 2009. View at Publisher · View at Google Scholar · View at Scopus
  9. W. N. Chelton and M. Benaissa, “A scalable GF(2m) arithmetic unit for application in an ECC processor,” in Proceeding of the IEEE Workshop on Signal Processing Systems, pp. 355–360, October 2004. View at Scopus
  10. W. N. Chelton and M. Benaissa, “Fast elliptic curve cryptography on FPGA,” IEEE Transactions on Very Large Scale Integration Systems, vol. 16, no. 2, pp. 198–205, 2008. View at Publisher · View at Google Scholar · View at Scopus
  11. Y. F. Chung, K. H. Huang, F. Lai, and T. S. Chen, “ID-based digital signature scheme on the elliptic curve cryptosystem,” Computer Standards and Interfaces, vol. 29, no. 6, pp. 601–604, 2007. View at Publisher · View at Google Scholar · View at Scopus
  12. F. Sozzani, G. Bertoni, S. Turcato, and L. Breveglieri, “A parallelized design for an elliptic curve cryptosystem coprocessor,” in Proceedings of the International Conference on Information Technology: Coding and Computing (ITCC '05), pp. 626–630, October 2005. View at Scopus
  13. N. Smyth, M. McLoone, and J. V. McCanny, “An adaptable and scalable asymmetric Cryptographic processor,” in Proceeding of the IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP '06), pp. 341–346, September 2006. View at Publisher · View at Google Scholar · View at Scopus
  14. A. Satoh and K. Takano, “A scalable dualfield elliptic curve cryptographic processor,” IEEE Transactions on Computers, vol. 52, no. 4, pp. 449–460, 2003. View at Publisher · View at Google Scholar