A Data-Flow Soft-Core Processor for Accelerating Scientific Calculation on FPGAs

Figure 9

Matrix multiplication example: (a) DFSC assembly language and (b) graphical representation.

(a)

(b)