Random Error Reduction Scheme for Combinational Stochastic Circuit

Table 2

Candidates information in case study 2.

		Null			2
	Null				2