Mathematical Problems in Engineering / 2018 / Article / Fig 6

Research Article

Neurospace Mapping Modeling for Packaged Transistors

Figure 6

Plot of the gain and PAE between measured data, coarse model, and proposed model for the LDMOS transistor.

We are committed to sharing findings related to COVID-19 as quickly and safely as possible. Any author submitting a COVID-19 paper should notify us at to ensure their research is fast-tracked and made available on a preprint server as soon as possible. We will be providing unlimited waivers of publication charges for accepted articles related to COVID-19. Sign up here as a reviewer to help fast-track new submissions.