Neurospace Mapping Modeling for Packaged Transistors

Figure 6

Plot of the gain and PAE between measured data, coarse model, and proposed model for the LDMOS transistor.