Emulator Based on Switching Functions for a Dual Interleaved Buck-Boost Converter

Figure 9

Analysis of the error of between SABER and PWLM, SF Simulink and SF FPGA.

(a)

(b)

(c)

(d)