Optimal ILP-Based Approach for Gate Location Assignment and Scheduling in Quantum Circuits

Figure 1

Quantum circuit design flow [9].