Cache Locality-Centric Parallel String Matching on Many-Core Accelerator Chips

Figure 14

Speedup of our approach using the shared memory (P-2) implementation (a) over single CPU run (b) over 6-thread parallel version.

(a)

(b)