SEDC-Based Hardware-Level Fault Tolerance and Fault Secure Checker Design for Big Data and Cloud Computing

Figure 5

CMOS-based circuits of FS (a) SEDC₁ checker and (b) SEDC₂ checker.

(a)

(b)