Resource Efficient Hardware Architecture for Fast Computation of Running Max/Min Filters

Figure 5

Organization of several HGW processing units to exploit function-level parallelism. The address generator unit works at a clock speed 𝑛 times faster than the computational modules.