Research Article

Optimizing Instruction Scheduling and Register Allocation for Register-File-Connected Clustered VLIW Architectures

Figure 7

Evaluation of performance with different numbers of clusters.
913038.fig.007