Research Article

Hardware Implementation of 32-Bit High-Speed Direct Digital Frequency Synthesizer

Figure 2

(a) The gated clock technique, (b) parallel adder based on progression-of-states technique, and (c) pipelined PA output.
131568.fig.002a
(a)
131568.fig.002b
(b)
131568.fig.002c
(c)