Hardware Implementation of 32-Bit High-Speed Direct Digital Frequency Synthesizer

Figure 3

Pipelined phase accumulator with parallel adder based on modifying Bren-Kung adder and gated clocking technique.