Table of Contents Author Guidelines Submit a Manuscript
The Scientific World Journal
Volume 2014 (2014), Article ID 164059, 15 pages
http://dx.doi.org/10.1155/2014/164059
Research Article

Facilitating Preemptive Hardware System Design Using Partial Reconfiguration Techniques

1University of Castilla-La Mancha, 13071 Ciudad Real, Spain
2Electronics Department, Polytechnic Faculty, University of Mons, Mons, Belgium

Received 21 August 2013; Accepted 30 October 2013; Published 6 February 2014

Academic Editors: R. de J. Romero-Troncoso, W. Su, Y.-B. Yuan, and Y. Zhang

Copyright © 2014 Julio Dondo Gazzano et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. D. Dondo, J. Barba, F. Rincón, F. Moya, and J. C. López, “Dynamic objects: supporting fast and easy run-time reconfiguration in FPGAs,” Journal of Systems Architecture, vol. 59, no. 1, pp. 1–15, 2013. View at Publisher · View at Google Scholar
  2. S. Ganesan and R. Vemuri, “An integrated temporal partioning and partial reconfiguration technique for design latency improvement,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '00), pp. 320–325, ACM, New York, NY, USA, 2000. View at Publisher · View at Google Scholar
  3. F. Redaelli, M. D. Santambrogio, and D. Sciuto, “Task scheduling with configuration prefetching and anti-fragmentation techniques on dynamically reconfigurable systems,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '08), pp. 519–522, ACM, New York, NY, USA, March 2008. View at Publisher · View at Google Scholar · View at Scopus
  4. E. El-Araby, I. Gonzalez, and T. El-Ghazawi, “Exploiting partial runtime reconfiguration for high-performance reconfigurable computing,” ACM Transactions on Reconfigurable Technology and Systems, vol. 1, no. 4, pp. 21:1–21:23, 2009. View at Publisher · View at Google Scholar
  5. J. Noguera and R. M. Badia, “Power-performance trade-offs for reconfigurable computing,” in Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '04), pp. 116–121, ACM, New York, NY, USA, September 2004. View at Scopus
  6. H. Shibamura, M. Fukuyama, D. Uchida, S. Ikeda, M. Kuga, and T. Sueyoshi, “EXPRESS-1: a dynamically reconfigurable platform using embedded processor FPGA,” in Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT '04), pp. 209–216, December 2004. View at Scopus
  7. P. Benoit, L. Torres, G. Sassatelli, M. Robert, G. Cambon, and J. Becker, “Dynamic hardware multiplexing: improving adaptability with a run time reconfiguration manager,” in Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, pp. 251–256, IEEE Computer Society, Washington, DC, USA, March 2006. View at Publisher · View at Google Scholar · View at Scopus
  8. K. Kim, R. Karri, and M. Potkonjak, “Micropreemption synthesis: an enabling mechanism for multitask VLSI systems,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 1, pp. 19–30, 2006. View at Publisher · View at Google Scholar · View at Scopus
  9. A. Al-Wattar, S. Areibi, and F. Saffih, “Efficient on-line hardware/software task scheduling for dynamic run-time reconfigurable systems,” in Proceedings of the 26th IEEE Internationa Parallel and Distributed Processing Symposium Workshops PhD Forum (IPDPSW '12), pp. 401–406, 2012.
  10. J. A. Clemente, J. Resano, C. González, and D. Mozos, “A Hardware implementation of a run-time scheduler for reconfigurable systems,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 7, pp. 1263–1276, 2011. View at Publisher · View at Google Scholar · View at Scopus
  11. A. Jara-Berrocal and A. Gordon-Ross, “Hardware module reuse and runtime assembly for dynamic management of reconfigurable resources,” in Proceedings of the International Conference on Field-Programmable Technology (FPT '11), pp. 1–6, December 2011. View at Publisher · View at Google Scholar · View at Scopus
  12. L. Levinson, R. Manner, M. Sessler, and H. Simmler, “Preemptive multitasking on FPGAs,” in Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 301–302, 2000. View at Publisher · View at Google Scholar
  13. H. Simmler, L. Levinson, and R. Männer, “Multitasking on FPGA coprocessors,” in Proceedings of the 10th International Conference on Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing (FPL '00), vol. 1896 of Lecture Notes in Computer Science, pp. 121–130, Springer, London, UK, 2000. View at Publisher · View at Google Scholar
  14. A. Ahmadinia, C. Bobda, and J. Teich, “A dynamic scheduling and placement algorithm for reconfigurable hardware,” in Organic and Pervasive Computing ARCS, C. Müller-Schloer, T. Ungerer, and B. Bauer, Eds., vol. 2981 of Lecture Notes in Computer Science, pp. 125–139, Springer, Berlin, Germany, 2004. View at Publisher · View at Google Scholar
  15. S. Jovanovic, C. Tanougast, and S. Weber, “A hardware preemptive multitasking mechanism based on scan-path register structure for FPGA-based reconfigurable systems,” in Proceedings of the 2nd NASA/ESA Conference on Adaptive Hardware and Systems (AHS '07), pp. 358–364, August 2007. View at Publisher · View at Google Scholar · View at Scopus
  16. R. Pellizzoni and M. Caccamo, “Hybrid hardware-software architecture for reconfigurable real-time systems,” in Proceedings of the 14th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS '08), pp. 273–284, IEEE Computer Society, Washington, DC, USA, April 2008. View at Publisher · View at Google Scholar · View at Scopus
  17. D. Koch, C. Haubelt, and J. Teich, “Efficient hardware checkpointing: concepts, overhead analysis, and implementation,” in Proceedings of the 15th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA '07), pp. 188–196, ACM, New York, NY, USA, February 2007. View at Publisher · View at Google Scholar · View at Scopus
  18. J. -Y. Mignolet, V. Nollet, P. Coene, D. Verkest, S. Vernalde, and R. Lauwereins, “Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip,” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pp. 986–991, 2003.
  19. C.-H. Huang, K.-J. Shih, C.-S. Lin, S.-S. Chang, and P.-A. Hsiungt, “Dynamically swappable hardware design in partially reconfigurable systems,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '07), pp. 2742–2745, May 2007. View at Scopus
  20. J. Dondo, F. Rincón, J. Barba, F. Moya, F. Sanchez, and J. C. López, “Persistence management model for dynamically reconfigurable hardware,” in Proceedings of the 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD '10), pp. 482–489, September 2010. View at Publisher · View at Google Scholar · View at Scopus
  21. P. G. Paulin, C. Pilkington, M. Langevin et al., “Distributed object models for multi-processor SoC's, with application to low-power multimedia wireless systems,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '06), pp. 482–487, European Design and Automation Association, Leuven, Belgium, Belgium, March 2006. View at Scopus
  22. R. Hecht, S. Kubisch, H. Michelsen, E. Zeeb, and D. Timmermann, “A distributed object system approach for dynamic reconfiguration,” in Proceedings of the 20th International Conference on Parallel and Distributed Processing (IPDPS '06), p. 196, IEEE Computer Society, Washington, DC, USA, 2006.
  23. F. Rincón, J. Barba, F. Moya et al., “Transparent IP cores integration based on the distributed object paradigm,” in Intelligent Technical Systems, vol. 38 of Lecture Notes in Electrical Engineering, pp. 131–144, 2009. View at Publisher · View at Google Scholar · View at Scopus
  24. J. Barba, F. Rincón, F. Moya et al., “OOCE: object-oriented communication engine for SoC design,” in Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD '07), pp. 296–302, IEEE Computer Society, Los Alamitos, Calif, USA, August 2007. View at Publisher · View at Google Scholar · View at Scopus
  25. M. Henning and M. Spruiell, Distributed Programming with Ice, ZEROC Inc., 2008.
  26. G. Buttazzo, M. Bertogna, and G. Yao, “Limited preemptive scheduling for real-time systems. a survey,” IEEE Transactions on Industrial Informatics, vol. 9, no. 1, pp. 3–15, 2013. View at Google Scholar
  27. J. Y.-T. Leung and J. Whitehead, “On the complexity of fixed-priority scheduling of periodic, real-time tasks,” Performance Evaluation, vol. 2, no. 4, pp. 237–250, 1982. View at Google Scholar
  28. F. Villanueva, J. Dondo Gazzano, D. Villa et al., “Distributed architecture for efficient indoor localization and orientation,” in Proceedings of the IEEE International Conference on Consumer Electronics (ICCE '13), pp. 57–58, 2013.
  29. E. Rosten and T. Drummond, “Machine learning for high-speed corner detection,” in Proceedings of the 9th European Conference on Computer Vision (ECCV '06), pp. 430–443, 2006.
  30. E. Rosten and T. Drummond, “Fusing points and lines for high performance tracking,” in Proceedings of the 10th IEEE International Conference on Computer Vision (ICCV '05), vol. 2, pp. 1508–1515, October 2005. View at Publisher · View at Google Scholar · View at Scopus
  31. G. Klein and D. Murray, “Parallel tracking and mapping for small AR workspaces,” in Proceedings of the 6th IEEE and ACM International Symposium on Mixed and Augmented Reality (ISMAR '07), pp. 1–10, November 2007. View at Publisher · View at Google Scholar · View at Scopus
  32. O. D. Faugeras and F. Lustman, “Motion and structure from motion in a piecewise planar environment,” The International Journal of Pattern Recognition and Artificial Intelligence, no. 3, pp. 485–508, 1988. View at Google Scholar
  33. R. Castle, G. Klein, and D. W. Murray, “Video-rate localization in multiple maps forwearable augmented reality,” in Proceedings of the 12th IEEE International Symposium on Wearable Computers (ISWC '08), pp. 15–22, October 2008. View at Publisher · View at Google Scholar · View at Scopus
  34. M. Hübner, D. Göhringer, J. Noguera, and J. Becker, “Fast dynamic and partial reconfiguration data path with low hardware overhead on Xilinx FPGAs,” in Proceedings of the IEEE International Symposium on Parallel and Distributed Processing, Workshops and Phd Forum (IPDPSW '10), pp. 1–8, April 2010. View at Publisher · View at Google Scholar · View at Scopus
  35. S. Lamonnier, M. Thoris, and M. Ambielle, “Accelerate partial reconfiguration with a 100% hardware solution,” Xcell Journal, no. 79, pp. 44–49.