Stego on FPGA: An IWT Approach

Figure 5

SRAM reads timing diagram.