The Scientific World Journal

Research Article

Performance Evaluation of Heart Sound Cancellation in FPGA Hardware Implementation for Electronic Stethoscope

Figure 5

(a) Schematic diagram of experiment setup. (b) Photo of experiment setup.
587238.fig.005a
(a)
587238.fig.005b
(b)