FPGA Implementation of Optimal 3D-Integer DCT Structure for Video Compression

Figure 4

On-chip power utilization of 3D-integer DCT for the integer set 10, 9, 6, 2, 3, 1, 1.