A Low-Complexity Euclidean Orthogonal LDPC Architecture for Low Power Applications

Figure 1

Proposed architecture of decoder.