Table of Contents
VLSI Design
Volume 1, Issue 1, Pages 9-22
http://dx.doi.org/10.1155/1993/34963

Theory, Analysis and Implementation of an On-Line BIST Technique

1Cadence Design Systems Inc., Lowell, Massachusetts, USA
2Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Wisconsin, USA

Copyright © 1993 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Citations to this Article [16 citations]

The following is the list of published articles that have cited the current article.

  • I. Voyiatzis, “Input vector monitoring on line concurrent BIST based on multilevel decoding logic,” 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1251–1256, . View at Publisher · View at Google Scholar
  • M.F. Abdulla, C.P. Ravikumar, and A. Kumar, “Hybrid testing schemes based on mutual and signature testing,” Proceedings Eleventh International Conference on VLSI Design, pp. 293–296, . View at Publisher · View at Google Scholar
  • Vadim Geurkov, and Lev Kirischian, “A Concurrent Testing Technique for Analog-to-Digital Converters,” 2011 IEEE 17th International Mixed-Signals, Sensors and Systems Test Workshop, pp. 133–136, . View at Publisher · View at Google Scholar
  • I. Voyiatzis, D. Gizopoulos, and A. Paschalis, “An Input Vector Monitoring Concurrent BIST scheme exploiting “X” values,” 2009 15th IEEE International On-Line Testing Symposium, pp. 206–207, . View at Publisher · View at Google Scholar
  • I. Voyiatzis, D. Gizopoulos, A. Paschalis, and C. Halatsis, “A concurrent bist scheme for on-line/off-line testing based on a pre-computed test set,” IEEE International Conference on Test, 2005., pp. 1118–1125, . View at Publisher · View at Google Scholar
  • A P Dorey, and D A Bradley, “Measurement science and technology-essential fundamentals of mechatronics,” Measurement Science and Technology, vol. 5, no. 12, pp. 1415–1428, 1999. View at Publisher · View at Google Scholar
  • Ioannis Voyiatzis, Antonis Paschalis, Dimitris Gizopoulos, Constantin Halatsis, Frosso S. Makri, and Miltiadis Hatzimihail, “An Input Vector Monitoring Concurrent BIST Architecture Based on a Precomputed Test Set,” IEEE Transactions on Computers, vol. 57, no. 8, pp. 1012–1022, 2008. View at Publisher · View at Google Scholar
  • Michael A. Kochte, Christian G. Zoellin, and Hans-Joachim Wunderlichpp. 53–58, 2009. View at Publisher · View at Google Scholar
  • Michael A. Kochte, Christian G. Zoellin, and Hans-Joachim Wunderlich, “Efficient Concurrent Self-Test with Partially Specified Patterns,” Journal of Electronic Testing, vol. 26, no. 5, pp. 581–594, 2010. View at Publisher · View at Google Scholar
  • Vadim Geurkov, and Lev Kirischian, “Concurrent Testing of Analog-to-Digital Converters,” i-manager's Journal on Electronics Engineering, vol. 1, no. 1, pp. 8–14, 2010. View at Publisher · View at Google Scholar
  • Philemon Daniel, and Rajeevan Chandel, “A Novel Output Vector Monitoring Online Concurrent BIST Architecture For VLSI Circuits,” i-manager's Journal on Electronics Engineering, vol. 1, no. 2, pp. 22–29, 2011. View at Publisher · View at Google Scholar
  • Philemon Daniel, and Rajeevan Chandelpp. 45–49, 2011. View at Publisher · View at Google Scholar
  • Tie-Bin Wu, Heng-Zhu Liu, Peng-Xia Liu, Dong-Sheng Guo, and Hai-Ming Sun, “A Cost-efficient Input Vector Monitoring Concurrent On-line BIST Scheme Based on Multilevel Decoding Logic,” Journal of Electronic Testing, 2013. View at Publisher · View at Google Scholar
  • Ioannis Voyiatzis, and Costas Efstathiou, “Input Vector Monitoring Concurrent BIST Architecture Using SRAM Cells,” Ieee Transactions on Very Large Scale Integration (vlsi) Systems, vol. 22, no. 7, pp. 1625–1629, 2014. View at Publisher · View at Google Scholar
  • Ravi, and Dodiya Chandni, “Built in self test architecture using concurrent approach,” Indian Journal of Science and Technology, vol. 9, no. 20, 2016. View at Publisher · View at Google Scholar
  • R. Kavya, and S. Santhosh Kumar, “Window Based Input Vector Monitoring Concurrent BIST Using SRAM Cells with Diagnostic Data Compression,” Procedia Technology, vol. 24, pp. 1048–1054, 2016. View at Publisher · View at Google Scholar