VLSI Design

VLSI Design / 1994 / Article
Special Issue

Digital Hardware Testing

View this Special Issue

Open Access

Volume 1 |Article ID 036218 | https://doi.org/10.1155/1994/36218

Rochit Rajsuman, Kamal Rajkanan, "STD Architecture: A Practical Approach to Test M-Bits Random Access Memories", VLSI Design, vol. 1, Article ID 036218, 8 pages, 1994. https://doi.org/10.1155/1994/36218

STD Architecture: A Practical Approach to Test M-Bits Random Access Memories


We present a design method (called STD architecture) to design large memories so that the test time does not increase with the increasing size of memory. Large memories can be constructed by using several small blocks of memory. The memory address decoder is divided into two or more levels and designed such that during the test mode all small memory blocks are accessed together. With the help of modified decoder, all small memory blocks are tested in parallel using any standard test algorithm. In this design, time to test the whole memory is equal to the time required to test one small block. The proposed design is highly structured and hardware overhead is negligible. The basic idea is to exploit internal hardware for testing purpose. With the proposed method a constant test time can be achieved irrespective of the memory size. STD architecture is applicable to memory chips as well as memory boards, and the design is suitable for fault detection as well as for fault diagnosis.

Copyright © 1994 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

More related articles

 PDF Download Citation Citation
 Order printed copiesOrder