Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 3, Issue 3-4, Pages 289-300
http://dx.doi.org/10.1155/1995/67208

A General Approach to Boolean Function Decomposition and its Application in FPGABased Synthesis

Warsaw University of Technology, Institute of Telecommunications, Nowowiejska 15/19, Warsaw 00-665, Poland

Copyright © 1995 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Citations to this Article [45 citations]

The following is the list of published articles that have cited the current article.

  • M. Rawski, T. Luba, L. Jozwiak, and A. Chojnacki, “Efficient logic synthesis for FPGAs with functional decomposition based on information relationship measures,” Proceedings. 24th EUROMICRO Conference (Cat. No.98EX204), vol. 1, pp. 8–15, . View at Publisher · View at Google Scholar
  • H. Selvaraj, and M. Venkatesan, “A reconfigurable printed character recognition system using a logic synthesis tool,” Proceedings. 24th EUROMICRO Conference (Cat. No.98EX204), vol. 1, pp. 24–29, . View at Publisher · View at Google Scholar
  • R. Rzechowski, L. Jozwiak, and T. Luba, “Technology driven multilevel logic synthesis based on functional decomposition into gates,” pp. 368–375vol.1, . View at Publisher · View at Google Scholar
  • M. Ventatesan, R. Bignall, and H. Sevvaraj, “An improved column compatibility approach for partition based functional decomposition,” Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future, vol. 1, pp. 67–73, . View at Publisher · View at Google Scholar
  • H. Selvaraj, and B. Li, “A parameter to measure the efficiency of FPGA based logic synthesis tools,” Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future, vol. 1, pp. 212–219, . View at Publisher · View at Google Scholar
  • V. Muthukumar, and H. Selvaraj, “Comparison of heuristic algorithms for variable partitioning in circuit implementation,” 16th International Conference on VLSI Design, 2003. Proceedings., pp. 51–57, . View at Publisher · View at Google Scholar
  • M. Venkatesan, R. Bighall, and H. Selvaraj, “A variable partition approach for disjoint decomposition,” ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), vol. 5, pp. 157–162, . View at Publisher · View at Google Scholar
  • S. Bouchard, and A. Diou, “Methods of logical functions decomposition for LUT-based FPGA,” IEEE International Symposium on Industrial Electronics. Proceedings. ISIE'98 (Cat. No.98TH8357), vol. 2, pp. 487–492, . View at Publisher · View at Google Scholar
  • J.J. Lou, and J.A. Brzozowski, “A generalization of Shestakov's function decomposition method,” Proceedings 1999 29th IEEE International Symposium on Multiple-Valued Logic (Cat. No.99CB36329), pp. 66–71, . View at Publisher · View at Google Scholar
  • Marko Cupic, Karla Brkic, and Zeljka Mihajlovic, “A platform independent tool for programming, visualization and simulation of simplified FPGAs,” 2016 39th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO), pp. 986–991, . View at Publisher · View at Google Scholar
  • V. Muthukumar, R. Bignall, and H. Selvaraj, “An input-output encoding approach for serial decomposition,” Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843), pp. 61–68, . View at Publisher · View at Google Scholar
  • Lech Jozwiak, Miroslawa Nowicka, Tadeusz Luba, and Mariusz Rawski, “Non-disjoint decomposition of Boolean functions and its application in FPGA-oriented technology mapping,” Conference Proceedings of the EUROMICRO, pp. 24–30, 1997. View at Publisher · View at Google Scholar
  • Blaž Zupana, Marko Bohanec, Janez Demšar, and Ivan Bratko, “Learning by discovering concept hierarchies,” Artificial Intelligence, vol. 109, no. 1, pp. 211–242, 1999. View at Publisher · View at Google Scholar
  • Mariusz Rawski, Tadeusz Luba, and Lech Jozwiak, “The influence of the number of values in sub-functions on the effectiveness and efficiency of the functional decomposition,” Conference Proceedings of the EUROMICRO, vol. 1, pp. 86–93, 1999. View at Publisher · View at Google Scholar
  • Mariusz Rawski, Lech Jozwiak, and Tadeusz Luba, “Efficient input support selection for sub-functions in functional decomposition based on information relationship measures,” Conference Proceedings of the EUROMICRO, vol. 1, pp. 94–101, 1999. View at Publisher · View at Google Scholar
  • Mariusz Rawski, Lech Jóźwiak, and Tadeusz Luba, “Functional decomposition with an efficient input support selection for sub-functions based on information relationship measures,” Journal of Systems Architecture, vol. 47, no. 2, pp. 137–155, 2001. View at Publisher · View at Google Scholar
  • Sapiecha, Pleban, and Selvaraj, “Decomposition of boolean relations and functions in logic synthesis and data analysis,” Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 2005, pp. 487–494, 2001. View at Publisher · View at Google Scholar
  • Jachna, Brzozowski, Rzechowski, and Rawski, “Practical aspects of logic synthesis based on functional decomposition,” Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001, pp. 38–45, 2001. View at Publisher · View at Google Scholar
  • Venkatesan, “An improved input-output encoding approach for functional decomposition,” Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001, pp. 144–147, 2001. View at Publisher · View at Google Scholar
  • Henry Selvaraj, Muthukumar Venkatesan, and Robert Bighall, “A variable partition approach for disjoint decomposition,” ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings, vol. 5, pp. 157–162, 2001. View at Publisher · View at Google Scholar
  • Henry Selvaraj, Tadeusz Łuba, and Mariusz Rawski, “FSM implementation in embedded memory blocks of programmable logic devices using functional decomposition,” Proceedings - International Conference on Information Technology: Coding and Computing, ITCC 2002, pp. 355–360, 2002. View at Publisher · View at Google Scholar
  • L. Józwiak, and A. Slusarczyk, “General decomposition of incompletely specified sequential machines with multi-state behavior realization,” Journal of Systems Architecture, vol. 50, no. 8, pp. 445–492, 2004. View at Publisher · View at Google Scholar
  • Paweł Tomaszewicz, Mariusz Rawski, and Piotr Zbysiński, “B06: Advanced synthesis of digital filters based on distributed arithmetic concept for FPGAs,” IFAC Proceedings Volumes, vol. 37, no. 20, pp. 198–202, 2004. View at Publisher · View at Google Scholar
  • Mariusz Rawski, Henry Selvaraj, and Tadeusz Luba, “An application of functional decomposition in ROM-based FSM implementation in FPGA devices,” Journal of Systems Architecture, vol. 51, no. 6-7, pp. 424–434, 2005. View at Publisher · View at Google Scholar
  • Mariusz Rawski, Paweł Tomaszewicz, Henry Selvaraj, and Tadeusz Łuba, “Efficient implementation of digital filters with use of advanced synthesis methods targeted FPGA architectures,” Proceedings - DSD'2005: 8th Euromicro Conference on Digital System Design - Architectures, Methods and Tools, vol. 2005, pp. 460–466, 2005. View at Publisher · View at Google Scholar
  • Shruti Patil, and V. Muthukumar, “Simultaneous column minimization-encoding approach for serial decomposition,” Proceedings - Sixth International Conference on Computational Intelligence and Multimedia Applications, ICCIMA 2005, pp. 159–165, 2005. View at Publisher · View at Google Scholar
  • Mariusz Rawski, Tadeusz Łuba, Zbigniew Jachna, and Paweł Tomaszewiczpp. 193–204, 2005. View at Publisher · View at Google Scholar
  • Venkatesan Muthukumar, Robert J. Bignall, and Henry Selvaraj, “An efficient variable partitioning approach for functional decomposition of circuits,” Journal of Systems Architecture, vol. 53, no. 1, pp. 53–67, 2007. View at Publisher · View at Google Scholar
  • P. Tomaszewicz, M. Nowicka, B. Falkowski, and T. Łuba, “Logic synthesis importance in FPGA-based designing of image and signal processing systems,” Proceedings of the 14th International Conference "Mixed Design of Integrated Circuits and Systems", MIXDES 2007, pp. 141–146, 2007. View at Publisher · View at Google Scholar
  • Pawel Morawiecki, Mariusz Rawski, and Henry Selvaraj, “Application of functional decomposition in synthesis of boolean function sets,” Proceedings of 19th International Conference on Systems Engineering, ICSEng 2008, pp. 350–355, 2008. View at Publisher · View at Google Scholar
  • Mariusz Rawski, Henry Selvaraj, Bogdan J. Falkowski, and Tadeusz Łubapp. 265–283, 2008. View at Publisher · View at Google Scholar
  • Stefan Kolłodziński, and Edward Hrynkiewicz, “An utilisation of boolean differential calculus in variables partition calculation for decomposition of logic functions,” Proceedings of the 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2009, pp. 34–37, 2009. View at Publisher · View at Google Scholar
  • Edward Hrynkiewicz, and Stefan Kołodziński, “Non-disjoint decomposition of logic functions in Reed-Muller spectral domain,” Proceedings of the 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2010, pp. 293–296, 2010. View at Publisher · View at Google Scholar
  • Mariusz Rawski, “Application of Indexed Partition Calculus in Logic Synthesis of Boolean Functions for FPGAs,” International Journal of Electronics and Telecommunications, vol. 57, no. 2, 2011. View at Publisher · View at Google Scholar
  • Stefan Kołodziński, and Edward Hrynkiewicz, “Decomposition of multi-output logic function in Reed-Muller spectral domain,” Proceedings of the 2011 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2011, pp. 179–182, 2011. View at Publisher · View at Google Scholar
  • Mariusz Rawski, Paweł Tomaszewicz, Grzegorz Borowik, and Tadeusz Łuba, “Logic synthesis method of digital circuits designed for implementation with embedded memory blocks of FPGAs,” Lecture Notes in Electrical Engineering, vol. 79, pp. 121–144, 2011. View at Publisher · View at Google Scholar
  • Huan Chen, and Joao Marques-Silva, “Improvements to satisfiability-based boolean function bi-decomposition,” 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, VLSI-SoC 2011, pp. 142–147, 2011. View at Publisher · View at Google Scholar
  • Huan Chen, and Joao Marques-Silva, “Improvements to satisfiability-based Boolean function bi-decomposition,” IFIP Advances in Information and Communication Technology, vol. 379, pp. 52–72, 2012. View at Publisher · View at Google Scholar
  • Edward Hrynkiewicz, and Dariusz Polok, “Seeking for decomposition of a Boolean function in the reed-müller spectral domain by Means of permutation between function variables,” Proceedings of the 21st International Conference on Mixed Design of Integrated Circuits and Systems, MIXDES 2014, pp. 262–266, 2014. View at Publisher · View at Google Scholar
  • Adam Klimowicz, “On Using Speed as the Criteria of State Selection for Minimization of Finite State Machines,” Computer Information Systems and Industrial Management, vol. 9842, pp. 493–503, 2016. View at Publisher · View at Google Scholar
  • Edward Hrynkiewicz, and Dariusz Polok, “About some peculiar approaches to seeking the Ashenhurst decomposition of logic functions in the Reed-Muller spectrum domain,” Proceedings of the 23rd International Conference Mixed Design of Integrated Circuits and Systems, MIXDES 2016, pp. 155–159, 2016. View at Publisher · View at Google Scholar
  • Dariusz Polok, and Edward Hrynkiewicz, “Some Observations Related to Searching for Logic Functions Decomposition in Reed-Muller Spectral Domain,” IFAC-PapersOnLine, vol. 49, no. 25, pp. 104–108, 2016. View at Publisher · View at Google Scholar
  • Grzegorz Borowik, Tadeusz Łuba, and Cezary Jankowski, “Gate-based decomposition of index generation functions,” Proceedings of SPIE - The International Society for Optical Engineering, vol. 10031, 2016. View at Publisher · View at Google Scholar
  • Tadeusz Łuba, Grzegorz Borowik, and Krzysztof Połniak, “New trends in logic synthesis for both digital designing and data processing,” Proceedings of SPIE - The International Society for Optical Engineering, vol. 10031, 2016. View at Publisher · View at Google Scholar
  • Kubica, and Kania, “Decomposition of multi-output functions oriented to configurability of logic blocks,” Bulletin of the Polish Academy of Sciences: Technical Sciences, vol. 65, no. 3, pp. 317–331, 2017. View at Publisher · View at Google Scholar